Active solid-state devices (e.g. – transistors – solid-state diode – Integrated circuit structure with electrically isolated... – Including dielectric isolation means
Reexamination Certificate
2003-10-15
2004-12-28
Nelms, David (Department: 2818)
Active solid-state devices (e.g., transistors, solid-state diode
Integrated circuit structure with electrically isolated...
Including dielectric isolation means
C257S510000, C257S506000
Reexamination Certificate
active
06835996
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates to a Shallow Trench Isolation (STI) type semiconductor device and a method for manufacturing an STI type semiconductor device. More particularly, the present invention relates to a method for manufacturing an STI type semiconductor device wherein the interface between a silicon substrate and a device isolation layer has enhanced electrical characteristics so that a leakage current may be reduced.
2. Description of the Related Art
As is well known in the art, a dynamic random access memory (DRAM) having a memory cell comprising a transistor and a capacitor may be downsized to produce a higher degree of integration in the DRAM.
Accordingly, as device dimensions of the memory cell are reduced, the dimensions of active regions and the space therebetween are reduced as well. Also, isolation regions, which play an important role in preventing current leakage between two adjacent devices, become narrow. High integration of the devices may cause several problems. For example, during formation of a field oxide layer, a bird's beak may occur at the edge of the active region allowing current leakage in a gate oxide layer.
A conventional trench isolation structure has been proposed to overcome the above-mentioned problems and is widely used in highly integrated semiconductor memory devices. The conventional trench isolation structure includes a trench region formed in a silicon substrate on which a well region is formed with a depth sufficient for isolating adjacent devices. A trench area is etched using a trench etching mask, which is formed by the patterning of a pad oxide and a silicon nitride which were deposited over the silicon substrate.
The etch process comprises the steps of forming a pad oxide and a nitride layer on a silicon substrate, selectively etching the pad oxide and the nitride layer, and dry etching the silicon substrate by using the patterned pad oxide and nitride layer as an etching mask.
Continuing, the trench area in the silicon substrate on which a well region was formed is anisotropically etched. Usually, the silicon substrate, which was exposed by the anisotropic etching process, has many crystal defects caused by the anisotropic dry etching process. A thermal process, such as annealing, follows to heal these crystal defects. Therefore, a thermal oxide is formed on the silicon substrate, but many crystal defects may still exist between the thermal oxide layer and the silicon substrate. Defects in the silicon substrate move easily so that the morphology of the trench sidewall deteriorates and dislocations occur easily. Additionally, dangling bonds that exist in the crystal defect become trap sites of electrical charges, thereby causing a leakage current during memory cell device operation.
SUMMARY OF THE INVENTION
It is therefore a feature of an embodiment of the present invention to provide an STI type semiconductor device and a method for manufacturing an STI type semiconductor device with enhanced device characteristics, whereby a leakage current during device operation and a charge leak from a capacitor may be reduced.
In accordance with one feature of an embodiment of the present invention, there is provided a method for manufacturing a trench isolation, the method comprising: forming a trench for device isolation on a silicon substrate, wherein the trench has inner sidewalls; forming an oxide layer on a surface of the silicon substrate that forms the inner sidewalls of the trench; supplying healing elements to the silicon substrate to remove dangling bonds; and filling the trench with a device isolation layer, thereby forming the trench isolation without dangling bonds trapping electrical charges.
REFERENCES:
patent: 5447884 (1995-09-01), Fahey et al.
patent: 5763315 (1998-06-01), Benedict et al.
patent: 5780346 (1998-07-01), Arghavani et al.
patent: 5811347 (1998-09-01), Gardner et al.
patent: 5872045 (1999-02-01), Lou et al.
patent: 5940717 (1999-08-01), Rengarajan et al.
patent: 5985735 (1999-11-01), Moon et al.
patent: 6051478 (2000-04-01), Ibok
patent: 6057209 (2000-05-01), Gardner et al.
patent: 6156620 (2000-12-01), Puchner et al.
patent: 6277706 (2001-08-01), Ishikawa
patent: 6323106 (2001-11-01), Huang et al.
patent: 6333232 (2001-12-01), Kunikiyo
patent: 6391784 (2002-05-01), Ibok
patent: 6468853 (2002-10-01), Balasubramanian et al.
patent: 6486039 (2002-11-01), Yoo et al.
patent: 6700159 (2004-03-01), Kobayashi
Wolf, et al., Silicon Processing for the VLSI Era, vol. 1, Process Technology, Lattice Press, p. 201.
Lo, et al, MOS Characteristics of Fluorinated . . . , IEEE Electron Device Ltrs, 11(11):511-513, (1990).
Wright, et al., Hot-Electron Immunity of SiO2 Dielectrics with Fluorine . . . , IEEE, pp. 347-348, (1989).
Hook, et al., Correlation Between Fixed Positive Charge and Hot-Electron., IEEE, pp. 471-473, (1997).
Choi Si-Young
Kim Chul-Sung
Lee Byeong-Chan
Park Jung-Woo
Ryu Jong-Ryol
Lee & Sterba, P.C.
Nguyen Thinh T
Samsung Electronics Co,. Ltd.
LandOfFree
Method and device for forming an STI type isolation in a... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and device for forming an STI type isolation in a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and device for forming an STI type isolation in a... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3331811