Error detection/correction and fault detection/recovery – Data processing system error or fault handling – Reliability and availability
Reexamination Certificate
2007-03-27
2007-03-27
Beausoliel, Robert (Department: 2113)
Error detection/correction and fault detection/recovery
Data processing system error or fault handling
Reliability and availability
C714S043000, C714S048000, C701S029000, C701S031000, C701S048000, C370S449000, C370S450000, C370S451000, C370S459000
Reexamination Certificate
active
10495314
ABSTRACT:
The error-free function of modules in a bus system with a central unit is tested. First, all (error-free) modules are set into a silent operating mode in response to an agreed silence-command, and then in this silent operating mode it is tested whether all modules still remain silent, i.e. do not transmit data, in response to an agreed data request allocated to these modules. A module that nonetheless transmits data is recognized as faulty and is deactivated. Subsequently, all modules except for a module to be tested are set into the silent operating mode, and then it is tested whether this test module transmits its data in response to the agreed data requests allocated to it and remains silent in response to the data requests not allocated to it. Additionally, the position of the return-transmitted data can be determined and compared with a nominal position.
REFERENCES:
patent: 4710931 (1987-12-01), Bellay et al.
patent: 5721737 (1998-02-01), Radjabi et al.
patent: 5841968 (1998-11-01), Caldera et al.
patent: 5892893 (1999-04-01), Hanf et al.
patent: 6081044 (2000-06-01), Anthofer et al.
patent: 6128758 (2000-10-01), Hall et al.
patent: 6208924 (2001-03-01), Bauer
patent: 6467003 (2002-10-01), Doerenberg et al.
patent: 6728908 (2004-04-01), Fukuhara et al.
patent: 19609076 (1997-08-01), None
patent: 19616293 (1997-10-01), None
patent: 19611945 (1997-11-01), None
patent: 19813954 (1999-05-01), None
patent: 0640919 (1995-03-01), None
patent: 69118099 (1996-10-01), None
patent: 0849122 (1998-06-01), None
A. Steininger et al., “Economic Online Self-Test In the Time-Triggered Architecture”, IEEE Design & Test of Computers, IEEE Computers Society, Los Alamitos, US, vol. 16, No. 3, Jul. 1999, pp. 81-89, XP000849067.
M. Gunzert et al., “Component-Based Development and Verification of Safety Critical Software for a Brake-By-Wire System With Synchronous Software Components”, Software Engineering For Parallel And Distributed Systems, 1999, Proceedings, International Symposium, Los Angeles, CA, USA, May 17-18, 1999, Los Alamitos, CA, USA, IEEE Comput. Soc., US, pp. 134-145, XP010343696, ISBN: 0-7695-0101-5.
Bogenrieder Hans-Georg
Buehring Heiko
Mauritz Ewald
Meier Klaus-Dieter
Pfaffeneder Bernd
Beausoliel Robert
Conti Temic microelectronic GmbH
Ehne Charles
Fasse W. F.
Fasse W. G.
LandOfFree
Method and device for checking the error-free function of... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and device for checking the error-free function of..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and device for checking the error-free function of... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3753756