Electrical computers and digital processing systems: memory – Address formation – Address mapping
Reexamination Certificate
2008-07-22
2008-07-22
Sparks, Donald (Department: 2187)
Electrical computers and digital processing systems: memory
Address formation
Address mapping
C711S200000, C711S202000, C711S206000
Reexamination Certificate
active
07404064
ABSTRACT:
A method and a device for converting a virtual address of a program executed by a processor and provided by a program counter into a physical address in a program memory, the program having been stored in the memory in at least one segment of consecutive addresses. The method includes adding to each address provided by the program counter a number corresponding to the offset between the memory address and the virtual address provided by the program counter, and detecting a possible overflow from the current segment by comparing the obtained physical address with the start and end addresses of the considered segment.
REFERENCES:
patent: 3854126 (1974-12-01), Gray et al.
patent: 5321836 (1994-06-01), Crawford et al.
patent: 5341484 (1994-08-01), Tanaka et al.
patent: 5349651 (1994-09-01), Hetherington et al.
patent: 5408626 (1995-04-01), Dixit
patent: 5418956 (1995-05-01), Willman
patent: 5481684 (1996-01-01), Richter et al.
patent: 5596735 (1997-01-01), Hervin et al.
patent: 5787493 (1998-07-01), Niijima et al.
patent: 2001/0020264 (2001-09-01), Belgard
B. Dally, U. Kapasi, M. Erez, B. Serebrin, T. Knight, J. Ahn, SSS Strawman Architecture, version. 61., Apr. 18, 2002, pp. 5-12. http://web.archive.org/web/20021206152328/graphics.stanford.edu/sss/.
Tanenbaum, S.,A Method for Implementing Paged, Segmented Virtual Memories on Microprogrammable Computers, Operating Systems Review USA, vol. 13, No. 2, 1979, pp. 26-32, XP002305693.
Musoll, e., et al.,Working-Zone Encoding for Reducing the Energy in Microprocessor Address Buses, IEEE Trans on Very Large Scale Integration (VLDI) Systems IEEE Inc. New York, US, vol. 6, No. 4, Dec. 1998, pp. 568-572, XP000831143.
Benini, L. et al.,Layout-Driven Memory Synthesis for embedded systems-on-Chip, IEEE Trans on Very Large Scale Integration (VLDI) Systems IEEE USA, vol. 10, No. 2, Apr. 2002, pp. 96-105, XP002305694.
Grant, D. et al.,Synthesis of Address Generators, International Conf. on Computer Aided Design, Santa Clara, Nov. 5, 1989, vol. , Conf. 7, pp. 116-119.
Wei-Chung Cheng et al.,Memory Bus Encoding for Low Power, a Tutorial, International Symposium on Quality Electronic Design 200, Mar. 26, 2001, pp. 199-204, XP01053842.
Panda, P.R. et al.,ACM Transactions on Design Automation of Electronic Systems ACM USA, vol. 6, No. 2 Apr. 2001, pp. 149-206, XP002305695.
Jorgenson Lisa K.
Morris James H.
Otto Alan M
Sparks Donald
STMicroelectronics S.A.
LandOfFree
Method and device for calculating addresses of a segmented... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and device for calculating addresses of a segmented..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and device for calculating addresses of a segmented... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2746289