Semiconductor device manufacturing: process – Formation of electrically isolated lateral semiconductive... – Grooved and refilled with deposited dielectric material
Reexamination Certificate
2000-05-18
2002-02-19
Bowers, Charles (Department: 2813)
Semiconductor device manufacturing: process
Formation of electrically isolated lateral semiconductive...
Grooved and refilled with deposited dielectric material
C438S296000, C438S435000, C257S510000
Reexamination Certificate
active
06348394
ABSTRACT:
BACKGROUND OF THE INVENTION
Trench isolation has been used in the semiconductor industry to reduce circuit topography and better isolate adjacent semiconductor devices. In a typical process of forming shallow trench isolation (STI), a nitride liner is formed on a thermally oxidized film on the surface of a shallow trench. The nitride liner has been shown to be a highly effective oxygen diffusion barrier. Thus, the nitride liner may be formed to prevent oxidation of a silicon sidewall of a collar region of a storage trench.
However, there are problems with the nitride liner as currently formed. The nitride liner has been shown to be a source of charge trapping, which leads to unacceptable levels of junction leakage in support circuitry. The charge trapping occurs at the interface of the nitride liner and the oxide used to fill the trenches. Many methods of handling charge trapping have been proposed. Most of the methods address the problem by reducing the charge trapped to improve isolation, rather than utilizing the charge to improve the device's operation. For example, U.S. Pat. No. 5,747,866 to Ho et al. describe a structure which limits charge trapping. Ho et al. describe a crystalline RTN nitride liner deposited at greater than 1050° C. to lower the density of trapping centers.
Another problem in forming the nitride liner is the process window for the nitride layer is extremely narrow. The nitride liner makes it easy for attachment to attack the near-top part of the trench and the near-corner part of the active layer during subsequent process steps. The nitride liner is inevitably etched when a pad nitride film is etched with hot phosphoric acid. It is difficult to control this isotropic etching of the near corner part of the active region. This, in turn, greatly affects the off-current of the device. The off current depends upon the conductivity of the corner parts of the active region, due to the reduced width of the semiconductor device and to the electric field concentrated at the corner parts of the active region. The off-current is influenced a great deal by the geometric shapes of the corner parts.
Thus, there is a need for a semiconductor device and manufacturing process that addresses the issues of charge trapping and off-current currently associated with forming the nitride liner.
SUMMARY OF THE INVENTION
A semiconductor device and method of manufacturing thereof are provided. A trench is formed in a semiconductor substrate. A thin oxide liner is preferably formed on surfaces of the trench. A nitride liner is formed in the trench. Charge is trapped in the nitride liner. In a preferred embodiment, the trench is filled with an oxide by an HDP process to increase the amount of charge trapped in the nitride liner. Preferably, the oxide fill is formed directly on the nitride liner.
REFERENCES:
patent: 3899363 (1975-08-01), Dennard et al.
patent: 4504333 (1985-03-01), Kurosawa
patent: 4538343 (1985-09-01), Pollack et al.
patent: 4952524 (1990-08-01), Lee et al.
patent: 4960727 (1990-10-01), Mattox et al.
patent: 5148247 (1992-09-01), Miura et al.
patent: 5240875 (1993-08-01), Tsou
patent: 5296392 (1994-03-01), Grula et al.
patent: 5445989 (1995-08-01), Lur et al.
patent: 5447884 (1995-09-01), Fahey et al.
patent: 5516721 (1996-05-01), Galli et al.
patent: 5573973 (1996-11-01), Sethi et al.
patent: 5624859 (1997-04-01), Liu et al.
patent: 5747866 (1998-05-01), Ho et al.
patent: 5763315 (1998-06-01), Benedict et al.
patent: 5976951 (1999-11-01), Huang
patent: 6033970 (2000-03-01), Park
patent: 6046487 (2000-04-01), Benedict et al.
patent: 200133702 (2000-05-01), None
Hwang et al Thickness and Polarity Dependence of Intrinsic Breakdown of Ultra-Thin-Reoxidized-Nitride for DRAM Technology Applications IEEE 1997 pp. 4.2.1-4.2.4.
Beintner Jochen
Divakaruni Rama
Ho Herbert
La Rosa Giuseppe
Li Yu-jun
Blum David S
Bowers Charles
Connolly Bove & Lodge & Hutz LLP
Neff Daryl K.
LandOfFree
Method and device for array threshold voltage control by... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and device for array threshold voltage control by..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and device for array threshold voltage control by... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2947759