Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2007-05-15
2007-05-15
Dinh, Paul (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
Reexamination Certificate
active
10828408
ABSTRACT:
A method and computer program product for verifying an incremental change to an integrated circuit design include receiving as input an integrated circuit design database and an engineering change order. Objects in the integrated circuit design database are identified and marked to indicate a current state of the integrated circuit design database. The engineering change order is applied to the integrated circuit design database, and the integrated circuit design database is analyzed to generate a list of incremental changes to the integrated circuit design database resulting from the engineering change order. Objects in the integrated circuit design database included in the list of incremental changes are identified and marked to distinguish objects in the integrated circuit design database that were changed from the current state. The marked integrated circuit design database distinguishing the objects that were changed from the current state is generated as output.
REFERENCES:
patent: 4630219 (1986-12-01), DiGiacomo et al.
patent: 6260177 (2001-07-01), Lee et al.
patent: 6523162 (2003-02-01), Agrawal et al.
patent: 6530073 (2003-03-01), Morgan
patent: 6553548 (2003-04-01), Hekmatpour
patent: 6651239 (2003-11-01), Nikitin et al.
patent: 6910200 (2005-06-01), Aubel et al.
patent: 6922823 (2005-07-01), Tester
patent: 2002/0129325 (2002-09-01), Tanaka
patent: 2003/0163791 (2003-08-01), Falbo et al.
patent: 2004/0139410 (2004-07-01), Ghameshlu et al.
patent: 2004/0221253 (2004-11-01), Imper et al.
patent: 2005/0091627 (2005-04-01), Satapathy et al.
patent: 2005/0216872 (2005-09-01), Sung et al.
patent: 2005/0235240 (2005-10-01), Tien
patent: 2006/0136855 (2006-06-01), Hoff et al.
patent: 2006/0253813 (2006-11-01), Rittman
Blinne Richard D.
Kuppinger Jonathan P.
Lakshmanan Viswanathan
Dinh Paul
LSI Logic Corporation
Parihar Suchin
Whitesell Eric J.
LandOfFree
Method and computer program for verifying an incremental... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and computer program for verifying an incremental..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and computer program for verifying an incremental... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3812436