Electrical computers and digital processing systems: support – Clock control of data processing system – component – or data...
Reexamination Certificate
2000-10-02
2004-03-30
Lee, Thomas (Department: 2185)
Electrical computers and digital processing systems: support
Clock control of data processing system, component, or data...
C713S324000, C713S601000
Reexamination Certificate
active
06715095
ABSTRACT:
The present invention relates to computer systems, and more particularly, to a method and apparatus for alternating between a clock and an asynchronous event without loss of data during such changes.
BACKGROUND OF THE INVENTION
It is now common for computers to be equipped with interface ports or communication buses. These buses exist for enabling communication between devices such as a host computer and one or more peripheral devices such as external disk drives, printers, and the like. Additionally, it is common for a peripheral device to utilize digital application specific integrated circuits (“ASICs”) to receive data from or send data to other devices such as host computers. As the focus of the present invention is on an ASIC for a peripheral device, the peripheral device will be considered the internal device for illustrative purposes.
Each digital ASIC has at least one internal system clock. The system clock determines the speed at which the ASIC performs logic operations. When the ASIC is running on the system clock, internal registers receive data from the microprocessor operating off of the system clock or from an external device operating asynchronously. While the system clock is operating, external (asynchronous) signals used to access or update the ASIC are synchronized to the system clock. To save power, however, the system clock can be turned off, i.e., when the peripheral device goes into low-power mode. When the ASIC is in low-power mode, all accesses from the external device must be executed asynchronously.
A potential problem exists, however, when switching from synchronous operation to asynchronous operation because there is a delay of approximately 3 to 4 clock cycles for an external event to be synchronized to the system clock. This delay is referred to as the “synchronization time.”
If the ASIC is switched from synchronous (clocked) to asynchronous operation during the synchronization time, data being sent from an external device to one of the ASIC's internal registers may be lost. It is, therefore, desirable to provide an ASIC that does not lose any data as a result of a switch from synchronous operation to asynchronous operation.
SUMMARY OF THE INVENTION
Circuitry that receives data on an asynchronous communications bus from an external device and receives data from a synchronous internal device is provided. The circuitry, which preferably is an integrated circuit chip, is capable of switching from synchronous operation to asynchronous operation without any loss of data.
The circuitry comprises: a register for receiving the data from the communications bus and for receiving the data from the internal device; event detection and synchronization logic for determining if there is activity on the communications bus and synchronizing such activity if detected during asynchronous operation; data capture and multiplexing logic for capturing data from the communications bus and transmitting the captured data to the register during synchronous operation; and clock switching logic.
The circuitry operates off of a system clock and each event of the activity on the communications bus has both asynchronous data and an asynchronous event signal. The clock switching logic allows the register to be updated with the system clock when the system clock is on, and when no activity on the communications bus is detected, switches the system clock off and enables the asynchronous event signal from the communications bus to update the register. Additionally, the circuitry does not switch off the system clock while there is activity on the communications bus from the external device.
Preferably, with the circuitry of the present invention, the communications bus has a minimum event time greater than the time for one and a half cycles of the system clock plus enough timing margin for an asynchronous update to occur.
A method of switching the operation of an integrated circuit chip from synchronous operation to asynchronous operation without losing any data from an external communications bus also is disclosed. The method comprises the following steps: when the chip receives a request to switch to a low-power mode from a device in which the chip operates, sampling the communications bus for any activity, each event of which has both asynchronous data and an asynchronous event signal; if activity is detected; remaining in a normal-power mode until the activity is synchronized and completed; and when no activity on the communications bus is detected, switching to low-power mode.
Preferably, the step of switching to low-power mode comprises the following steps: turning off a system clock, which runs at least one register on the chip; selecting any data from the communications bus to feed to the at least one register, the data being part of any activity on the communications bus that takes place since beginning to switch to low-power mode; and for each event, enabling the asynchronous event signal to update the register.
REFERENCES:
patent: 5796992 (1998-08-01), Reif et al.
patent: 5912572 (1999-06-01), Graf
patent: 5958055 (1999-09-01), Evoy et al.
patent: 6075830 (2000-06-01), Piiraninen
patent: 6084447 (2000-07-01), Graf
patent: 6567921 (2003-05-01), Guziak
patent: 899908 (1999-03-01), None
“On Line Performance Measurement.” IBM Technical Disclosure Bulletin, May 1, 1992, US, pp. 319-322.
Culley Martin
Larsen Troy
Hagler James T.
Iomeca Corporation
Lee Thomas
Yanchus, III Paul
LandOfFree
Method and circuitry for switching from a synchronous mode... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and circuitry for switching from a synchronous mode..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and circuitry for switching from a synchronous mode... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3280534