Static information storage and retrieval – Read/write circuit – Erase
Patent
1992-04-21
1994-07-05
LaRoche, Eugene R.
Static information storage and retrieval
Read/write circuit
Erase
365184, 365200, 365201, 365210, G11C 700, G11C 702
Patent
active
053273834
ABSTRACT:
Circuitry for independently controlling the erasure of a flash memory including redundant rows for replacing shorted rows within the memory array is described. An erase command fires a sequencer circuit, which schedules the controllers that execute the tasks of an erase event. By nesting the control of erase events, the sequencer circuit allows easy modification of erase events. The sequencer circuit fires a precondition controller upon receipt of an erase command. The precondition controller then manages the preconditioning of the memory array, including memory cells within shorted rows. The precondition controller does so by disabling the replacement of shorted rows with redundant rows. During preconditioning each memory cell is programmed to a logic 0, before the memory cell is erased to a logic 1, to prevent the overerasure of memory cells during subsequent erasure. Afterward, the sequencer fires the erase controller. The erase control circuit then manages erasure. The circuitry also includes a postcondition controller and a program controller.
REFERENCES:
patent: 4943948 (1990-07-01), Morton et al.
patent: 5031142 (1991-07-01), Castro
patent: 5053990 (1991-10-01), Kreifels et al.
patent: 5077691 (1991-12-01), Haddad et al.
patent: 5097446 (1992-03-01), Shoji et al.
patent: 5113373 (1992-05-01), Lee
patent: 5134583 (1992-07-01), Matsuo et al.
patent: 5214605 (1993-05-01), Lim et al.
patent: 5222046 (1993-06-01), Kreifels et al.
patent: 5237535 (1993-08-01), Mielke et al.
Fandrich Mickey L.
Merchant Amit
Mielke Neal
Dinh Son
Intel Corporation
LaRoche Eugene R.
LandOfFree
Method and circuitry for erasing a nonvolatile semiconductor mem does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and circuitry for erasing a nonvolatile semiconductor mem, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and circuitry for erasing a nonvolatile semiconductor mem will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-801528