Method and circuitry arrangement for refreshing data stored in a

Details Method and circuitry arrangement for refreshing data stored in a Method and circuitry arrangement for refreshing data stored in a

1981-02-25

1983-03-15

Fears, Terrell W.

Static information storage and retrieval

Read/write circuit

Data refresh

365189, G11C 1140

Patent

active

043769888

ABSTRACT:
The invention concerns a method and circuitry for refreshing data stored in a dynamic MOS memory. The refreshing processes proceed independently of data handling in the memory. The duration between successive two refreshing processes is selected such that it is smaller than a predetermined maximum duration by a duration which is associated with a memory process. When during a refreshing process, a reading process is to be executed, the reading process is delayed by means of inserted holding cycles. During execution of memory processes, the execution of a refreshing process is delayed until the memory process is concluded. In the case of a simultaneous appearance of signals which precede a refreshing process and a memory process, a decision unit determines a sequence of execution of the processes.

REFERENCES:
patent: 4158891 (1979-06-01), Fisher

Affiliated with

Also associated with

Rating

Method and circuitry arrangement for refreshing data stored in a does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and circuitry arrangement for refreshing data stored in a, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and circuitry arrangement for refreshing data stored in a will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1660344