Method and circuit to implement digital delay lines

Details Method and circuit to implement digital delay lines Method and circuit to implement digital delay lines

2007-05-15

2007-05-15

Ellis, Kevin L. (Department: 2188)

Electrical computers and digital processing systems: memory

Storage accessing and control

Hierarchical memories

Reexamination Certificate

active

10875338

ABSTRACT:
A delay line circuit and method to delay digital data in a main memory is provided. The delay line circuit may comprise primary delay line cache, secondary delay line cache, and a cache controller to control communication of data between the secondary delay cache and the primary delay cache. The primary delay line cache may receive digital data to be delayed from a signal processor module, and secondary delay line cache may be connected to the primary delay line cache and the main memory to send data to and receive delayed data from the main memory. Data in the secondary delay line cache may be updated with data from the main memory or with data from the primary delay line cache. The invention extends to a machine-readable medium comprising a set of instructions for executing any of the methods described herein.

REFERENCES:
patent: 5342990 (1994-08-01), Rossum
patent: 5928342 (1999-07-01), Rossum
patent: 6032235 (2000-02-01), Hoge
patent: 6275899 (2001-08-01), Savell et al.
patent: 7107401 (2006-09-01), Savell et al.
patent: WO-09901953 (1999-01-01), None
Handy, “The Cache Memory Book”, 1993, pp. 87-91.
“U.S. Appl. No. 10/636,087”, Uploaded by jdent Nov. 17, 2005, filed Aug. 6, 2003, 48 pages (application only).

Affiliated with

Also associated with

Rating

Method and circuit to implement digital delay lines does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and circuit to implement digital delay lines, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and circuit to implement digital delay lines will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3756280