Method and circuit to combine cache and delay line memory

Details Method and circuit to combine cache and delay line memory Method and circuit to combine cache and delay line memory

2006-09-12

2006-09-12

Padmanabhan, Mano (Department: 2188)

Electrical computers and digital processing systems: memory

Storage accessing and control

Hierarchical memories

C711S119000, C711S122000, C711S137000, C712S035000, C365S076000, C365S194000

Reexamination Certificate

active

07107401

ABSTRACT:
A method and a digital processor circuit to process digital delays are provided. The digital processor circuit may comprise circuit memory and a processor module such as a digital signal processor (DSP), a delay line module, a filter module and a sample rate converter module. The circuit memory may comprise a digital delay line memory portion to provide a plurality of digital delay lines; and a cache memory portion to perform a pre-fetch data transfer operation from the main memory to the cache memory portion. The cache memory portion may comprise a plurality of delay caches that are updated with data samples from corresponding delay lines in the main memory. The sizes (e.g., the relative sizes) of the delay line memory portion and the cache memory portion of the circuit memory may be adjustable. The sizes may be dependent upon algorithms executed by the processor module.

REFERENCES:
patent: 3959594 (1976-05-01), Srivastava
patent: 4231277 (1980-11-01), Wachi
patent: 4282790 (1981-08-01), Wachi et al.
patent: 4377960 (1983-03-01), Okumura
patent: 4432265 (1984-02-01), Oya et al.
patent: 4472993 (1984-09-01), Futamase et al.
patent: 4643067 (1987-02-01), Deutsch
patent: 4715257 (1987-12-01), Hoshiai
patent: 4757469 (1988-07-01), Odijk
patent: 4855827 (1989-08-01), Best
patent: 5073942 (1991-12-01), Yoshida
patent: 5111727 (1992-05-01), Rossum
patent: 5170369 (1992-12-01), Rossum
patent: 5248845 (1993-09-01), Massie et al.
patent: 5303309 (1994-04-01), Rossum
patent: 5342990 (1994-08-01), Rossum
patent: 5376752 (1994-12-01), Limberis
patent: 5394152 (1995-02-01), Pieronek
patent: 5625890 (1997-04-01), Swift
patent: 5657476 (1997-08-01), O'Connell
patent: 5698803 (1997-12-01), Rossum
patent: 5698807 (1997-12-01), Massie et al.
patent: 5710978 (1998-01-01), Swift
patent: 5740716 (1998-04-01), Stilson
patent: 5763800 (1998-06-01), Rossum
patent: 5781461 (1998-07-01), Jaffe et al.
patent: 5864876 (1999-01-01), Rossum et al.
patent: 5918302 (1999-06-01), Rinn
patent: 5928342 (1999-07-01), Rossum et al.
patent: 6032235 (2000-02-01), Hoge
patent: 6275899 (2001-08-01), Savell et al.
patent: 6363104 (2002-03-01), Bottomley
patent: 6917739 (2005-07-01), Chen
patent: 6967893 (2005-11-01), Heyne
patent: 2003/0062927 (2003-04-01), Vaidyanathan et al.

Affiliated with

Also associated with

Rating

Method and circuit to combine cache and delay line memory does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and circuit to combine cache and delay line memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and circuit to combine cache and delay line memory will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3606128