Method and circuit for reading a dynamic memory circuit

Details Method and circuit for reading a dynamic memory circuit Method and circuit for reading a dynamic memory circuit

2007-12-11

2007-12-11

Zarabian, Amir (Department: 2827)

Static information storage and retrieval

Systems using particular element

Capacitors

C365S207000, C365S185210, C365S196000, C365S205000

Reexamination Certificate

active

11293880

ABSTRACT:
A method for reading data from a dynamic memory circuit is provided, wherein at least one memory cell can be addressed via a word line and a bit line, wherein the memory cell is connected to a first reading amplifier via the bit line, and wherein a switching element, which in the off state isolates the first reading amplifier from the bit line, is provided. The method comprises: a) turning on the switching element to connect the first reading amplifier to the bit line, b) activating the word line to activate the memory cell for reading, c) activating the first reading amplifier to initiate assessment of the information on the bit line, d) turning off the switching element to isolate the first reading amplifier from the bit line, and e) transferring the information which has been read to a data bus.

REFERENCES:
patent: 4584672 (1986-04-01), Schutz et al.
patent: 6768686 (2004-07-01), Frey
patent: 6856564 (2005-02-01), Baker
patent: 2003/0043668 (2003-03-01), Wickman
patent: 2004/0233758 (2004-11-01), Kim et al.

Affiliated with

Also associated with

Rating

Method and circuit for reading a dynamic memory circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and circuit for reading a dynamic memory circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and circuit for reading a dynamic memory circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3849765