Method and circuit for lowering standby current in an integrated

Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

257402, H01L 2902

Patent

active

061630446

ABSTRACT:
An integrated circuit includes a substrate pump circuit developing an internal back-bias voltage on an output, and an external terminal adapted to receive an external back-bias voltage. A semiconductor substrate is coupled to the external terminal and to the output of the substrate pump circuit. The semiconductor substrate includes at least one transistor formed in the semiconductor substrate which has a first threshold voltage when the internal back-bias voltage is applied to the substrate. The at least one transistor has a second threshold voltage greater than the first threshold voltage when the external back-bias voltage is received on the external terminal.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method and circuit for lowering standby current in an integrated does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and circuit for lowering standby current in an integrated, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and circuit for lowering standby current in an integrated will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-272948

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.