Static information storage and retrieval – Read/write circuit – Differential sensing
Patent
1998-07-30
2000-05-16
Nelms, David
Static information storage and retrieval
Read/write circuit
Differential sensing
365203, 36523003, G11C 702
Patent
active
060646128
ABSTRACT:
A data read amplifier for differential transmission of data from a pair of complementary signal lines (DQ line pair) to another pair of complementary signal lines (DB line pair) via still another pair of complementary signal lines (DBI line pair) is disposed. The data read amplifier is provided with a circuit for detecting a voltage swing of not less than a specified amount on the DQ line pair which have been equalized in voltage to a logic high level, a circuit for detecting the completion of voltage equalization of the DBI line pair to a logic low level, and a circuit for detecting the completion of voltage equalization of the DB line pair to a logic high level. A control RS flip-flop is disposed so that an equalization/sensing control signal (ESC) is changed to a logic high level by just applying a read enable signal (REN), the DBI and DB line pairs automatically start being equalized in voltage, the ESC signal thereafter returns to a logic low level to the arrival timing of data onto the DQ line pair and to the completion timing of the voltage equalization of the DBI and DB line pairs, and the sensing operation onto the DBI and DB line pairs automatically start.
REFERENCES:
patent: 5313434 (1994-05-01), Abe
patent: 5428574 (1995-06-01), Kuo et al.
patent: 5521874 (1996-05-01), Sandhu
patent: 5546346 (1996-08-01), Agata et al.
patent: 5636174 (1997-06-01), Rao
patent: 5903502 (1999-05-01), Porter
A. Takai, et al., "250byte/sec Synchronous DRAM Using a 3-Stage-Pipelined Architecture", 1993, Symposium on VLSI Circuits, pp. 59-60.
Y. Choi, et al., "16Mbiy Synchronous DRAM with 125 byte/sec Data Rate". 1993 Symposium on VLSI Circuits, pp. 65-66.
H. Yamauchi, et al., "A Circuit Technology for High-Speed Battery-Operated 16-Mb CMOS DRAM's." IEEE Journal of Solid-State Circuits, vol. 28, No. 11, pp. 1084-1091, Nov. 1993.
a, Fujiwara, et al., "A 200MHz 16Mbit Synchronous DRAM with Block Access Mode", 1994 Symposium on VLSI Circuits Digest of Technical Papers, pp. 79-80.
Auduong Gene N.
Matsushita Electric - Industrial Co., Ltd.
Nelms David
LandOfFree
Method and circuit for high speed differential data transmission does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and circuit for high speed differential data transmission, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and circuit for high speed differential data transmission will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-264627