Electronic digital logic circuitry – Multifunctional or programmable – Sequential or with flip-flop
Reexamination Certificate
2005-03-29
2005-03-29
Le, Don (Department: 2819)
Electronic digital logic circuitry
Multifunctional or programmable
Sequential or with flip-flop
C326S038000, C326S093000
Reexamination Certificate
active
06873183
ABSTRACT:
A clock control circuit routes one of a plurality of clock signals to a clock output node, and employs an asynchronous state machine to switch between clock signals without introducing glitches. To switch from a first to a second clock, the control circuit samples the logic level of the first clock signal to obtain a sampled logic level. The control circuit then provides a constant version of the sampled logic level on the clock output terminal until the second clock signal transitions to the sampled logic level, at which point the control circuit routes the second clock signal to the clock output node.
REFERENCES:
patent: 4635249 (1987-01-01), Bortolini et al.
patent: 5623223 (1997-04-01), Pasqualini
patent: 5694327 (1997-12-01), Schurig et al.
patent: 6041371 (2000-03-01), Provence
patent: 6266780 (2001-07-01), Grundvig et al.
patent: 6275546 (2001-08-01), Miller et al.
patent: 6348828 (2002-02-01), Barnes
patent: 6429698 (2002-08-01), Young
patent: 6453425 (2002-09-01), Hede et al.
patent: 6472909 (2002-10-01), Young
patent: 6532257 (2003-03-01), Piirainen
patent: 6782064 (2004-08-01), Schwake
Randy Nuss, “A New Paradigm for Synchronous State Machine Design in Verilog,” 1999, pp. 1-7, available at www.ideaconsulting.com, Idea Consulting.
Kaviani Alireza S.
Lesea Austin H.
Behiel Arthur J.
Le Don
Liu Justin
Xilinx , Inc.
Young Edel M.
LandOfFree
Method and circuit for glitchless clock control does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and circuit for glitchless clock control, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and circuit for glitchless clock control will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3428680