Electrical computers and digital processing systems: memory – Address formation – Generating a particular pattern/sequence of addresses
Reexamination Certificate
2006-06-06
2006-06-06
Verbrugge, Kevin (Department: 2189)
Electrical computers and digital processing systems: memory
Address formation
Generating a particular pattern/sequence of addresses
C365S230080
Reexamination Certificate
active
07058787
ABSTRACT:
A method for generating sequences of memory addresses for a memory buffer having N*M locations includes making a first address and a last address of every sequence respectively equal to 0 and to N*M−1, assigning a first sequence of addresses, and each address but a last address of another sequence of addresses is generated by multiplying a corresponding address of a previous sequence by N, and performing a modular reduction of this product with respect to N*M−1. The method further includes calculating a greatest bit length of every address, and calculating an auxiliary constant as the modular reduction with respect to N*M−1 of the power of two raised to twice the greatest bit length. Each sequence of addresses includes storing an auxiliary parameter equal to an N+1thaddress of the current sequence, computing a first factor as the modular product with respect to N*M−1 of the auxiliary constant based upon a ratio between the auxiliary parameter and the power of two raised to the greatest bit length, and generating all addresses but the last of a sequence by performing the Montgomery algorithm using the first factor and an address index varying from 0 to N*M−2 as factors of the Montgomery algorithm, and with the quantity N*M−1 as modulus of the Montgomery algorithm, and the greatest bit length as the number of iterations of the Montgomery algorithm.
REFERENCES:
patent: 5898393 (1999-04-01), Werner
patent: 5970221 (1999-10-01), Bolash et al.
patent: 6925563 (2005-08-01), Jennings
patent: 2003/0206628 (2003-11-01), Gura et al.
patent: 0497493 (1992-08-01), None
Brognara Fabio
De Ponti Mauro
Ferretti Marco
Peduto Vittorio
Allen Dyer Doppelt Milbrath & Gilchrist, P.A.
Jorgenson Lisa K.
STMicroelectronics S.r.l.
Verbrugge Kevin
LandOfFree
Method and circuit for generating memory addresses for a... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and circuit for generating memory addresses for a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and circuit for generating memory addresses for a... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3707940