Static information storage and retrieval – Addressing – Sync/clocking
Patent
1997-05-02
1998-07-14
Dinh, Son T.
Static information storage and retrieval
Addressing
Sync/clocking
365194, G11C 800
Patent
active
057815003
ABSTRACT:
A method and a circuit for generating internal pulse signals in a synchronous memory is provided. A first pulse signal is generated in response to a burst mode command to transfer an external column address to an internal column address line. After the generation of the first pulse signal, a second pulse signal is generated to transfer an internal column address from an internal column address counter to the internal column address line in each clock cycle until the burst mode operation is advanced by a predetermined burst length. When a burst interrupt is generated in burst mode operation to perform the burst mode operation in response to a new external column address, the first pulse signal is generated and the generation of the second pulse signal is suppressed.
REFERENCES:
patent: 4984216 (1991-01-01), Toda et al.
patent: 5392239 (1995-02-01), Margulis et al.
patent: 5568445 (1996-10-01), Park et al.
patent: 5598376 (1997-01-01), Merritt et al.
patent: 5610864 (1997-03-01), Manning
patent: 5610874 (1997-03-01), Park et al.
patent: 5652724 (1997-07-01), Manning
patent: 5673233 (1997-09-01), Wright et al.
Dinh Son T.
Hyundai Electronics Industries Co,. Ltd.
LandOfFree
Method and circuit for generating internal pulse signals in sync does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and circuit for generating internal pulse signals in sync, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and circuit for generating internal pulse signals in sync will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1889852