Static information storage and retrieval – Systems using particular element – Capacitors
Reexamination Certificate
2000-12-28
2002-07-09
Nguyen, Viet Q. (Department: 2818)
Static information storage and retrieval
Systems using particular element
Capacitors
C365S205000, C365S207000, C365S208000, C365S210130, C365S206000, C365S190000, C365S203000, C365S204000
Reexamination Certificate
active
06418044
ABSTRACT:
FIELD OF THE INVENTION
This invention relates generally to memory devices and specifically to a method and circuit for determining sense amplifier sensitivity.
BACKGROUND OF THE INVENTION
Dynamic Random Access Memory (DRAM) is a commonly used type of memory device. A typical memory cell has a transistor and storage capacitor. The capacitor maintains the charge representing a bit of data for a short period of time. Since any real capacitor is going to be imperfect and will leak charge, the memory cell is periodically refreshed.
The DRAM also includes a sense amplifier for sensing a voltage differential that appears between a first bit line and second bit line during a read operation of the memory cell. The sense amplifier determines a binary value of the data represented by the charge maintained in the memory cell by comparing a voltage level corresponding to the charge of the memory cell that is transferred to the first bit line to that of a precharge voltage (e.g., Vdd/2) present on the second bit line. However, since the voltage level within the storage capacitor of the memory cell decays towards ground, the detection of a “thigh” binary value by the sense amplifier becomes more difficult as the voltage level within the storage capacitor decays closer to the precharge voltage.
In addressing the decaying problem of the storage capacitor, some DRAM circuits use a reference cell to aid the sense amplifier in detecting the “high” binary values by setting a reference voltage within the reference cell to a level below the conventional precharged voltage of Vdd/2 and comparing the reference voltage instead of the conventional precharge voltage to the voltage level of the memory cell. The utilization of the reference voltage set below the traditional precharge voltage increases the margin for detecting the “high” binary value of the memory cell, at the expense of a corresponding decrease in the margin for detecting a “low” binary value of the memory cell.
An example of a circuit that uses a reference cell is shown in FIG.
1
. As shown in
FIG. 1
, the memory cell includes storage capacitor
12
and pass transistor
14
. The pass transistor is controlled by a word line signal WL. The reference cell includes capacitor
16
and pass transistor
18
, which is controlled by reference word line signal RWL. A pass transistor
20
is coupled between the storage node of the reference cell and reference voltage Veq. Transistor
20
is controlled by precharge signal PRE.
In the DRAM of
FIG. 1
, the precharge signal PRE keeps the system stable until a row access begins. Simultaneously, the normal and reference word lines WL and RWL are kept off. As a row access begins, the precharge signal is removed and then one word line signal WL and the reference world line signal RWL on the opposite bit line are asserted.
Unfortunately, the current use of the reference cell to increase the margin for detecting the “high” binary value within the memory cell fails to address a problem where the sense amplifier itself may be defective. For instance, the sense amplifier may not have sufficient sensitivity to correctly identify the binary value or voltage level of the memory cell regardless of the setting of the margins.
SUMMARY OF THE INVENTION
As power supply voltages drop, the difficulty of designing analog CMOS circuits increases. With supplies below the traditional CMOS switching value (V
TN
+V
TP
), characterization of these circuits becomes critical. In DRAMs, the most sensitive analog circuits are the sense amplifiers which convert small bit line voltages into usable, rail-to-rail outputs. When DRAMs are embedded in an ASIC chip, the problem is compounded by the limited access from the outside. Thus, some internal means of performing sense amplifier characterization is desired.
In one aspect, the present invention provides just such a method. For example, in a first embodiment a dynamic random access memory (DRAM) includes a bit line pair, including a first bit line and a second bit line. Memory cells and a sense amplifier are coupled to the bit lines. A first characterization cell is coupled between the first bit line and a first reference supply line. The first characterization cell includes a capacitor. Similarly, a second characterization cell is coupled between the first bit line and the first reference supply line. The second characterization cell also includes a capacitor, possibly with a different capacitance. In the preferred embodiment, similar characterization cells are coupled to the other bit line.
In another embodiment, the memory device includes an odd and an even reference supply line. For each even bit line in the device, at least one characterization cell is coupled between the even reference supply line and that particular even bit line. Similarly, for each odd bit line, at least one characterization cell is coupled between the odd reference supply line and that particular odd bit line. During a test mode, the even (and/or the odd) reference supply line is characterized by having a distributed resistance along the line.
REFERENCES:
patent: 5010524 (1991-04-01), Fifield et al.
patent: 5361232 (1994-11-01), Petschauer et al.
patent: 5381364 (1995-01-01), Chern et al.
patent: 5418750 (1995-05-01), Shiratake et al.
patent: 5428574 (1995-06-01), Kuo et al.
patent: 5532963 (1996-07-01), Kushiyama et al.
patent: 5880988 (1999-03-01), Bertin et al.
patent: 5917744 (1999-06-01), Kirihata et al.
patent: 6067263 (2000-05-01), Brady
patent: 6097650 (2000-08-01), Brady et al.
patent: 6137712 (2000-10-01), Röhr
patent: 6236607 (2001-05-01), Schlager et al.
patent: 6275434 (2001-08-01), Yamada et al.
patent: 6339550 (2002-01-01), Wanlass
Nguyen Viet Q.
Slater Steven H.
STMicroelectronics Inc.
LandOfFree
Method and circuit for determining sense amplifier sensitivity does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and circuit for determining sense amplifier sensitivity, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and circuit for determining sense amplifier sensitivity will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2886417