Electrical computers and digital data processing systems: input/ – Input/output data processing – Peripheral monitoring
Reexamination Certificate
2003-02-13
2011-12-20
Peyton, Tammara (Department: 2182)
Electrical computers and digital data processing systems: input/
Input/output data processing
Peripheral monitoring
C710S033000, C370S501000, C370S503000, C370S507000
Reexamination Certificate
active
08082371
ABSTRACT:
The invention describes a method for the monitoring and management of data traffic in a communication system with several communication nodes which communicate via interfaces monitored by a bus monitor, comprising the following steps: a) provision of a predefined communication time schedule for all communication nodes, b) initialization of the bus monitor, c) synchronization of the communication time schedule of the bus monitor with the predefined communication time schedule executed by the communication nodes in a distributed arrangement, the synchronization taking place on the basis of activities observed at the interfaces, d) monitoring of the activities of the communication nodes by the bus monitor, e) comparison of the activities with the predefined communication time schedule, and f) deactivation of the interface for any communication node for which an activity not compatible with the predefined communication time schedule has been detected. A circuit arrangement and its use are also described.
REFERENCES:
patent: 6246702 (2001-06-01), Fellman et al.
patent: 7035246 (2006-04-01), Taylor
patent: 7103805 (2006-09-01), Belschner et al.
patent: 7124316 (2006-10-01), Kopetz et al.
patent: 7362834 (2008-04-01), Fuehrer et al.
patent: 00/65457 (2000-02-01), None
patent: WO 01 13230 (2001-02-01), None
patent: 03/069843 (2003-08-01), None
Kopetz et al. “Tolerating Arbitrary Node Failures in the Time-Triggered Architecture.” SAE 2001 World Congress, Mar. 2001, Detroit, MI.
Steiner et al. “The Transition from Asynchronous to Synchronous system Operation: An Approach for Distributed Fault-Tolerant Systems (Including Simulation).” Institut Technische Informatik, Vienna, Austria. 2001.
Temple. “Avoiding the Babbling-Idiot Failure in a Time-Triggered Communication System.” 28th International Symposium on FTCS, Jun. 1998, Munchen, Germany.
Bauer et al. “A Centralized Approach for Avoiding the Babbling-Idiot Failure in the Time-Triggered Architecture.” ICDSN, New York, NY, USA, Jun. 2000.
Kopetz, H. et al. “A Synchronization Strategy for a Time-Triggered Multicluster Real-Time System,” IEEE Proc. of the 14th Symp. on Reliable Distributed Systems, pp. 154-161 (1995).
Poledna, S. et al. “TTP: ‘Drive by Wire’ in Greiferbarer Naehe,” Elektronik, 8 pgs. (1999), with machine English translation.
Poledna, “TTP/C—Fault-Tolerant Real-Time Communication with Integrated High-Level Services”, Time Triggered Technology, 11 pgs. (Jan. 24, 2000).
Berwanger, J. et al. “FlexRay—The Communication System for Advanced Automotive Control Systems,” SAE 2001 World Congress, SAE Technical Paper Series, No. 2001-01-0676, 14 pgs. (Mar. 2001).
Fuhrmann Peter
Heuts Patrick Willem Hubert
Zinke Manfred
NXP B.V.
Peyton Tammara
LandOfFree
Method and circuit arrangement for the monitoring and... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and circuit arrangement for the monitoring and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and circuit arrangement for the monitoring and... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4315397