Method and arrangement in a stack having a memory segmented...

Details Method and arrangement in a stack having a memory segmented... Method and arrangement in a stack having a memory segmented...

2005-03-22

2005-03-22

Bataille, Pierre-Michel (Department: 2186)

Electrical computers and digital processing systems: memory

Storage accessing and control

Specific memory composition

C711S219000, C711S170000

Reexamination Certificate

active

06871256

ABSTRACT:
In a data memory arrangement for a microprocessor system, in which the data memory is designed as a group memory composed of element memories in which data are storable in data groups having a plurality of elements under a group address in each instance, in order to make available a stack in which the memory space can be optimally utilized without the occurrence of memory gaps, the use is proposed of at least one memory pointer that has a group address component and an element address component. The stack memory can be operated with data words whose width is smaller than the data group width, without unutilized memory areas occurring in the stack.

REFERENCES:
patent: 4459657 (1984-07-01), Murao
patent: 5640582 (1997-06-01), Hays et al.
patent: 6167497 (2000-12-01), Nakatsuka et al.
patent: 6560696 (2003-05-01), Hummel et al.
patent: 6654871 (2003-11-01), Aidan et al.
patent: 0165822 (1985-12-01), None
patent: 2 834 094 (2003-06-01), None

Affiliated with

Also associated with

Rating

Method and arrangement in a stack having a memory segmented... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and arrangement in a stack having a memory segmented..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and arrangement in a stack having a memory segmented... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3417619