Method and arrangement for concealing errors

Details Method and arrangement for concealing errors Method and arrangement for concealing errors

2006-10-24

2006-10-24

Smithers, Matthew (Department: 2137)

Error detection/correction and fault detection/recovery

Pulse or data error handling

C714S748000, C714S774000, C341S143000

Reexamination Certificate

active

07127644

ABSTRACT:
A method of concealing errors in a single bit bitstream comprises low pass filtering the bitstream, replacing the low pass filtered signal during an error by a low frequency approximation of the signal and subsequently converting the signal by a ΣΔ-modulator into a regenerated single bit bitstream. During the absence of an error the original bitstream may be outputted and during an error the regenerated bitstream, which is obtained from a ΣΔ-modulator, which is bit-synchronized to the original bitstream.

REFERENCES:
patent: 4901077 (1990-02-01), Christopher
patent: 5353059 (1994-10-01), Lawlor et al.
patent: 5715312 (1998-02-01), Ijtsma
patent: 6636565 (2003-10-01), Kim
patent: 0602604 (1994-06-01), None
Pfann et al., “Realization of the LMS algorithm with sigma-delta input signals”, 1997, IEEE, pp. 420-424.
D. Reefman et al, “AES Convention Pape: Editing and Switching in 1-Bit Audio Streams”, Internet Article, ‘Online!, May 12-15, 2001, pp. 1-8, XP002186478.

Affiliated with

Also associated with

Rating

Method and arrangement for concealing errors does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and arrangement for concealing errors, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and arrangement for concealing errors will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3688081