Electrical computers and digital processing systems: processing – Processing control – Mode switch or change
Reexamination Certificate
2000-03-28
2003-09-23
Chan, Eddie (Department: 2183)
Electrical computers and digital processing systems: processing
Processing control
Mode switch or change
C712S208000, C712S209000
Reexamination Certificate
active
06625724
ABSTRACT:
FIELD OF THE INVENTION
Embodiments of the present invention relate to microprocessors. More particularly, embodiments of the present invention relate to an expanded set of registers in a microprocessor.
BACKGROUND OF THE INVENTION
A known microprocessor architecture is the IA-32 architecture of Intel Corp. of Santa Clara, Calif. The IA-32 architecture includes 32-bit general integer registers. The general integer registers can be used as operands for calculations and for addressing. For example, a register can store a value that is part of an operation (e.g., an arithmetic operation, a logical operation, etc.). In another example, a register can store information relating to a memory address that stores a value that is part of an operation. The IA-32 architecture includes a small number of logical general integer registers, i.e., eight logical general integer registers. In general, fewer logical registers can disadvantageously effect system performance because software compilers can be limited in terms of optimizations that can be implemented. For example, fewer registers can require increased accesses to memory and/or stack, which can decrease system performance. In view of the foregoing, it can be appreciated that a substantial need exists for methods and apparatus which can advantageously support an expanded logical register set.
REFERENCES:
patent: 5446912 (1995-08-01), Colwell et al.
patent: 6014739 (2000-01-01), Christie
patent: 6157996 (2000-12-01), Christie et al.
patent: 6230259 (2001-05-01), Christie et al.
Intel Architecture Software Developer's Manual, vol. 2: Instruction Set Reference, 1997, pp. 2-1 to 2-6.*
Yang et al., Exploiting Instruction Level Parallelism in Geometry Processing for Three Dimensional Graphics Applications, Microarchitecture, 1998. MICRO-31. Proceedings. 31st Annual ACM/IEEE International Symposium on, 1998, pp.: 14-24.*
Pentium® Pro Family Developer's Manual, Programmer's Reference Manual, vol. 2, pp. 11.1-11.3, 1996.
Intel Architecture Software Developer's Manual, Instruct Set Reference, vol. 2, pp. B-19-B-34, 1999.
Intel Architecture Software Developer's Manual, Basic Architecture, vol. 1, pp. 2-1-2-13, 1999.
Kahn Opher D.
Peleg Alexander
Valentine Bob
Chan Eddie
Huisman David J.
Intel Corporation
Kenyon & Kenyon
LandOfFree
Method and apparatus to support an expanded register set does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus to support an expanded register set, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus to support an expanded register set will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3111306