Electrical computers and digital processing systems: processing – Processing control – Branching
Patent
1997-12-31
2000-08-29
Treat, William M.
Electrical computers and digital processing systems: processing
Processing control
Branching
712 24, 711127, G06F 938
Patent
active
061122998
ABSTRACT:
In a computer capable of executing a superscalar and a very long instruction word instruction wherein the computer has compiled a number of primitive operations that can be executed in parallel into a single instruction having multiple parcels and each of the parcels correspond to an operation, the invention is an improved instruction cache to store all potential subsequent instructions and a method to select the subsequent instruction when several possible branches of execution are probable and must be evaluated. All branch conditions and all addresses of potential subsequent instructions of an instruction are replicated and stored in the instruction cache. All potential subsequent instructions are stored in the same block of the instruction cache having the same next address; individual instructions are identified by the replicated offset addresses. Further the instruction cache is divided into minicaches, each minicache to store one parcel, which allows rapid autonomous execution of each parcel. Simultaneously, all branch conditions are evaluated in parallel to determine the next instruction and all offset addresses are decoded in parallel. Only after the control flow or the branch taken, or the subsequent or next instruction is determined, are the results of that branch stored and the decoded addresses are used to late select the next instruction from the instruction cache.
REFERENCES:
patent: 4295193 (1981-10-01), Pomcrene
patent: 4777587 (1988-10-01), Case et al.
patent: 4833599 (1989-05-01), Colwell et al.
patent: 5127092 (1992-06-01), Gupta et al.
patent: 5301340 (1994-04-01), Cook
patent: 5317703 (1994-05-01), Hiraoka et al.
patent: 5333280 (1994-07-01), Ishikawa et al.
patent: 5333283 (1994-07-01), Emma et al.
patent: 5381533 (1995-01-01), Peleg et al.
patent: 5396640 (1995-03-01), Ikenaga et al.
patent: 5404469 (1995-04-01), Chung et al.
patent: 5442760 (1995-08-01), Rustad et al.
patent: 5442762 (1995-08-01), Kato et al.
patent: 5450556 (1995-09-01), Slavenburg et al.
patent: 5450557 (1995-09-01), Kopp et al.
patent: 5471593 (1995-11-01), Branigin
patent: 5481736 (1996-01-01), Schwartz et al.
patent: 5485629 (1996-01-01), Dulong
patent: 5500942 (1996-03-01), Eickemeyer et al.
patent: 5502826 (1996-03-01), Vassiliadis et al.
patent: 5509129 (1996-04-01), Guttag et al.
patent: 5511172 (1996-04-01), Kimura et al.
patent: 5513363 (1996-04-01), Kumar et al.
patent: 5517442 (1996-05-01), Kirihata et al.
patent: 5517628 (1996-05-01), Morrison et al.
patent: 5574939 (1996-11-01), Keckler et al.
IBM Research Report, RC 13795 (#59501), Nov. 23, 1987, "Some Design Ideas for a VLIW Architecture for Sequential-Natured Software" by Kemal Ebcioglu.
IEEE Computer, Jun. 1993, pp. 39-56, "An Architectural Framework for Supporting Heterogeneous Instruction-Set Architectures" by Gabriel M. Silberman and Kemal Ebcioglu.
IEEE Comp-Con 84 Proceedings, pp. 299-305, "VLIW Machines: Multiprocessors We Can Actually Program" by Joseph A. Fisher and John J. O'Donnell.
IEEE Proceedings of the 10th Symposium on Computer Architectures, pp. 140-150, Jun. 1983, "Very Long Instruction Word Architectures and the ELI-512" by Joseph A. Fisher.
IEEE CS Press, Los Alamitos, Calif., Order No. 805, 1987, pp. 180-192, "A VLIW Architecture for a Tarce Scheduling Compiler" by Robert P. Colwell et al.
IEEE Proceedings of the 26th Annual International Symposium on Microarchitecture, 1993, pp. 193-201, "MIDEE: Smoothing Branch and Instruction Cache Miss Penalties on Deep Pipelines" by Nathalie Drach and Andre Seznec.
IEEE Proceedings of the 1993 International Conference on Computer Design: VLSI Press, pp. 126-131, "Speculative Computation for Coprocessor Synthesis" by Ulrich Holtmann and Rolf Ernst.
IEEE Transactions on Parallel and Distributed Systems, vol. 6, No. 8, Aug. 1993, pp. 850-862, "Generalized Multiway Branch Unit for VLIW Microprocessors" by Soo-Mook Moon and Scott D. Carson.
IEEE Proceedings of the 28th Annual International Symposium on Microarchitecture, 1995, pp. 303-312, "Partitioned Register File for TTAs" by Johan Janssen and Henk Corporaal.
IEEE Proceedings of the 29th Annual Simulation Symposium, 1996, pp. 221-232, "Architectural Simulation System for M.f.a.s.t." by C.H.L. Moller and G.G. Pechanek.
Computer Architecture News, vol. 18, No. 4, pp. 35-51, Dec. 1990, "The Effect of Employing Advanced Branching Mechanisms in Supescalar Processors" by Yen-Jen Oyang et al.
Proceedings of the 1995 International Conference on Parallel Processing, Aug. 1995, pp. 215-218, "Profile-Guided Multi-Heuristic Branch Prediction" by Pohua Chang and Utpal Banerjee.
J. Korean Inst. Telemat. Electron. (South Korea), vol. 30B, No. 11, pp. 11-16, Nov. 1993, entitled "A Software and Hardware Scheme for Reducing the Branch Penalty in Parallel Computers" by Chan Sook Ham et al.
Microprocessing and Microprogramming, vol. 36, No. 5, Oct. 1993, pp. 259-278, entitled "ALU Design and Processor Branch Architecture" by Gordon B. Steven et al.
International Journal of Parallel Programming, vol. 23, No. 3, Jun. 1995, pp. 221-243, entitled "Enhancing Instruction Scheduling With a Block-Structured ISA" by Stephen Melvin et al.
Technical Report of IEICE, VLD96-77, CPSY96-89 (Dec. 1996), pp. 95-102, "Program Optimization on Instruction Cache at Runtime" by Toshitaka Miura and Yoichi Muraoka.
Technical Report, School of Science and Engineering, Waseda University, CPSY90-53, pp. 91-96, "A Fine Grained Parallel Architecture for Effective Execution of Conditional Structure" by Eishun Suzuki et al.
Ebcioglu Kemal
Kiefer Kenneth J.
Luick David Arnold
Silberman Gabriel Mauricio
Winterfield Philip Braun
International Business Machines - Corporation
Ojanen Karuna
Treat William M.
LandOfFree
Method and apparatus to select the next instruction in a supersc does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus to select the next instruction in a supersc, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus to select the next instruction in a supersc will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1259817