Method and apparatus to resolve instruction starvation

Details Method and apparatus to resolve instruction starvation Method and apparatus to resolve instruction starvation

2006-06-20

2006-06-20

Perveen, Rehana (Department: 2112)

Electrical computers and digital data processing systems: input/

Access arbitrating

C710S045000, C710S117000

Reexamination Certificate

active

07065596

ABSTRACT:
Various methods and apparatuses to deactivating the mechanism to resolve instruction starvation if an agent which issued a first transaction does not reissue the first transaction within a predefined time period.

REFERENCES:
patent: 4298954 (1981-11-01), Bigelow et al.
patent: 4933840 (1990-06-01), Sera et al.
patent: 4953081 (1990-08-01), Feal et al.
patent: 5276681 (1994-01-01), Tobagi et al.
patent: 5291459 (1994-03-01), Andersen
patent: 5305446 (1994-04-01), Leach et al.
patent: 5365552 (1994-11-01), Astle
patent: 5410652 (1995-04-01), Leach et al.
patent: 5440691 (1995-08-01), Carrafiello et al.
patent: 5448701 (1995-09-01), Metz, Jr. et al.
patent: 5535341 (1996-07-01), Shah et al.
patent: 5546543 (1996-08-01), Yang et al.
patent: 5706446 (1998-01-01), Kalish et al.
patent: 5941967 (1999-08-01), Zulian
patent: 5956489 (1999-09-01), San Andres et al.
patent: 6052708 (2000-04-01), Flynn et al.
patent: 6073132 (2000-06-01), Gehman
patent: 6073159 (2000-06-01), Emer et al.
patent: 6081859 (2000-06-01), Munguia
patent: 6178477 (2001-01-01), Jaramillo et al.
patent: 6209067 (2001-03-01), Collins et al.
patent: 6212544 (2001-04-01), Borkenhagen et al.
patent: 6282598 (2001-08-01), Manabe
patent: 6292865 (2001-09-01), McTague et al.
patent: 6651158 (2003-11-01), Burns et al.
patent: 6697904 (2004-02-01), Bennett
patent: 6708240 (2004-03-01), Willke et al.
patent: 6718422 (2004-04-01), Kelley et al.
patent: 6792516 (2004-09-01), Mastronarde et al.
patent: 2002/0042856 (2002-04-01), Hartwell et al.
patent: 2002/0199089 (2002-12-01), Burns et al.
patent: 2003/0023658 (2003-01-01), Kalafatis et al.
patent: 2003/0229744 (2003-12-01), Moss
patent: 2004/0068597 (2004-04-01), Kulick et al.
patent: 0 488 501 (1991-09-01), None
patent: 0 617 361 (1994-03-01), None
patent: WO 01/04750 (2000-06-01), None
Mano, M. Morris, Computer System Architecture, 1982, Prentice-Hall, Inc., 2nd Edition, pp. 26-35.
Eggers, Susan J., et al. “Simultaneous Multithreading: A Platform For Next-Generation Processors,” Sep./Oct. 1997, IEEE Micro, pp. 12-19.
Burns, David W., Pre-Silicon Validation of Pentium4's SMT Capabilities, Intel Design and Test Technology Conference, pp. 1-5.
Intel E8870 Scalable Node Controller (SNC) Datasheet, Document No. 251112-001, Aug. 2002.

Affiliated with

Also associated with

Rating

Method and apparatus to resolve instruction starvation does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus to resolve instruction starvation, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus to resolve instruction starvation will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3655845