Static information storage and retrieval – Systems using particular element – Ferroelectric
Reexamination Certificate
2006-11-07
2006-11-07
Mai, Son (Department: 2827)
Static information storage and retrieval
Systems using particular element
Ferroelectric
C365S149000
Reexamination Certificate
active
07133304
ABSTRACT:
Methods and ferroelectric devices are presented, in which pulses are selectively applied to ferroelectric memory cell wordlines to discharge cell storage node disturbances while the cell plateline and the associated bitline are held at substantially the same voltage.
REFERENCES:
patent: 5550770 (1996-08-01), Kuroda
patent: 6046928 (2000-04-01), Takata
patent: 6208550 (2001-03-01), Kim
patent: 6288931 (2001-09-01), Kye et al.
patent: 6487103 (2002-11-01), Yamamoto et al.
patent: 6493251 (2002-12-01), Hoya et al.
patent: 6510073 (2003-01-01), Lee et al.
patent: 6566698 (2003-05-01), Nishihara et al.
patent: 6661697 (2003-12-01), Yamamoto et al.
patent: 6667896 (2003-12-01), Rickes et al.
patent: 6717837 (2004-04-01), Hasegawa et al.
patent: 6795351 (2004-09-01), Sakai
patent: 6873536 (2005-03-01), Komatsuzaki
patent: 6950330 (2005-09-01), Thompson et al.
patent: 6972984 (2005-12-01), Maruyama
patent: 2003/0031042 (2003-02-01), Yamamoto et al.
patent: 2003/0103372 (2003-06-01), Matsushita
patent: 2003/0174532 (2003-09-01), Matsushita et al.
patent: 2003/0206430 (2003-11-01), Ho
U.S. Appl. No. 10/717,146, filed Nov. 18, 2003, Sudhir K. Madan.
U.S. Appl. No. 10/748,041, filed Dec. 29, 2003, Sudhir K. Madan.
U.S. Appl. No. 10/847,412, filed May 17, 2004, Summerfelt et al.
U.S. Appl. No. 10/866,834, filed Jun. 14, 2004, Madan et al.
“A Bit-Line GND Sense Technique for Low-Voltage Operation FeRAM”, Shoichiro Kawashima, Toru Endo, Akira Yamamoto, Ken'ichi Nakabayashi, Mitsuharu Nakazawa, Keizo Morita and Masaki Aoki, 2001 Symposium on VLSI Circuits Digest of Technical Papers, pp. 127 & 128.
“A Survey of Circuit Innovations In Ferroelectric Random-Access Memories”, Ali Sheikholeslami and P. Glenn Gulak, Proceedings of the IEEE, vol. 88, No. 5, May 2000, pp. 667-689.
Eliason Jarrod
Lin Sung-Wei
Madan Sudhir Kumar
McAdams Hugh P.
Seshadri Anand
Brady III W. James
Garner Jacqueline J.
Mai Son
Telecky , Jr. Frederick J.
Texas Instruments Incorporated
LandOfFree
Method and apparatus to reduce storage node disturbance in... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus to reduce storage node disturbance in..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus to reduce storage node disturbance in... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3660721