Electrical computers and digital processing systems: support – Computer power control – Power conservation
Reexamination Certificate
2007-11-13
2007-11-13
Lee, Thomas (Department: 2115)
Electrical computers and digital processing systems: support
Computer power control
Power conservation
C713S300000, C713S330000, C323S204000
Reexamination Certificate
active
11008341
ABSTRACT:
A predictive power regulation apparatus and method that minimizes power and ground bounce in a logic device. The apparatus includes a predictor and a voltage or current smoothing device connected to the predictor. The voltage or current smoothing device outputs adjusted voltage or current to power and ground planes of the logic device. In one embodiment, the predictor includes an instruction scanner device and a look-up table connected to the instruction scanner device. The instruction scanner device determines the next instruction to be executed by the logic device. A voltage/current scheduling buffer connected to the look-up table contains voltage and current compensation and the time at which the voltage or current compensation should be requested from the voltage or current smoothing device. An alternative predictive power regulation apparatus is described that reduces power and ground bounce caused by the I/O buffer circuitry switching in the logic device.
REFERENCES:
patent: 5083187 (1992-01-01), Lamson et al.
patent: 5701071 (1997-12-01), Liou et al.
patent: 6184703 (2001-02-01), Vest et al.
patent: 6188205 (2001-02-01), Tanimoto et al.
patent: 6366114 (2002-04-01), Liu et al.
patent: 7162655 (2007-01-01), McDonald et al.
patent: 2002/0065049 (2002-05-01), Chauvel et al.
patent: 2003/0079150 (2003-04-01), Smith et al.
patent: 2003/0171909 (2003-09-01), Inomoto et al.
Christopher W. Zell and Douglas J. Hamilton, “A Simple Simultaneous Switching Noise (SSN) Modeling and Simulation Methodology”, Jul. 1996, pp. 129-131, IEEE.
Arun Vaidyanath and J.L. Prince, “Influence of Parameter Distribution on Simultaneous Switching Noise (SSN) for CMOS Output Drivers”, Jan. 1994, pp. 33-38, IEEE.
Brady III W. James
Cribbs Malcolm D
Marshall, Jr. Robert D.
Telecky , Jr. Frederick J.
Texas Instruments Incorporated
LandOfFree
Method and apparatus to minimize power and ground bounce in... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus to minimize power and ground bounce in..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus to minimize power and ground bounce in... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3808314