Electrical computers and digital data processing systems: input/ – Intrasystem connection – Bus access regulation
Patent
1998-02-26
2000-07-18
Myers, Paul R.
Electrical computers and digital data processing systems: input/
Intrasystem connection
Bus access regulation
710 38, G06F 1300
Patent
active
060921420
ABSTRACT:
A method and apparatus for introducing a programmable delay during replay of isochronous data packets is described. The method includes, determining an initial delay point. In particular, the initial delay point is determined by the transmission rate, playback rate, and the desired buffer storage size. The method also includes, introducing a programmable delay to synchronize playback of multiple data streams across multiple destination devices. The apparatus includes, a buffer, a switching device, a counter, and control logic to insert the programmable delay.
REFERENCES:
patent: 5291459 (1994-03-01), Andersen
patent: 5958014 (1999-09-01), Cave
patent: 5970253 (1999-10-01), Purdham
patent: 5983299 (1999-11-01), Qureshi
Bissessur Sailesh
Mehta Kalpesh
Shetty Krishna
Yap Seng Thien
Intel Corporation
Myers Paul R.
LandOfFree
Method and apparatus to introduce programmable delays when repla does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus to introduce programmable delays when repla, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus to introduce programmable delays when repla will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2048684