Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2005-12-06
2005-12-06
Smith, Matthew (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000, C716S030000, C716S030000
Reexamination Certificate
active
06973632
ABSTRACT:
Methods and apparatuses to estimate delay for logic circuit optimization using back annotated placement and delay data. In one aspect of the invention, a method to design a logic circuit, the method includes: modifying a first path that is back annotated with first placement information and first delay information to generate a second path; and calculating a signal delay on the second path from second placement information for the second path, the first placement information and the first delay information (or, computing an adjustment to the first delay information from second placement information for the second path and the first placement information). In one example according to this aspect, the first placement information and the first delay information are back annotated from a timing analysis based on placing and routing at least the first path. An actual route is determined from the first placement information in calculating the signal delay.
REFERENCES:
patent: 5452239 (1995-09-01), Dai et al.
patent: 5586046 (1996-12-01), Feldbaumer et al.
patent: 5629860 (1997-05-01), Jones et al.
patent: 5754826 (1998-05-01), Gamal et al.
patent: 6182268 (2001-01-01), McElvain
patent: 6189131 (2001-02-01), Graef et al.
patent: 6389586 (2002-05-01), McElvain
patent: 6415426 (2002-07-01), Chang et al.
patent: 6625787 (2003-09-01), Baxter et al.
patent: 6872601 (2005-03-01), Baxter et al.
patent: 2003/0041309 (2003-02-01), Chopra et al.
patent: 2004/0205683 (2004-10-01), Kovacs-Birkas et al.
Sze et al., “Optimal circuit clustering with variable interconnect delay”, IEEE Internaltional Symposium on Circuits and Systems vol. 4, May 26, 2002, pp. IV-707-IV-710.
Changfan et al., “Timing optimization on routed designs with incremental placement and routing characterization”, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 19, No. 2, Feb. 2000, pp. 188-196.
Swinnen et al., “Timing issues related to the automated placement and routing of high performance ASICs”, Fourth Annual IEE International ASIC Conference and Exhibit, Sep. 23, 1991, pp. P14-6/1-4.
Park et al., “Backward-annotation of post-layout delay information into high-level synthesis process for performance optimization”, 6th International Conference on VLSI and CAD, Oct. 26, 1999, pp. 25-28.
Naseer et al., “Optimal clock period for synthesized data paths”, 1997 Proceedings of Tenth International Conference on VLSI Design, Jan. 4, 1997, pp. 134-139.
Sato et al., “Post-layout optimization for deep submicron design”, 33rd Design Automation Conference Proceedings, Jun. 7, 1996, pp. 740-745.
Saxena et al., “A postprocessing algorithm for crosstalk-driven wire perturbation”, IEEE Transactions on Computer-Aided Desig of Integrated Circuits and Systems, vol. 19, No. 6, Jun. 2000, pp. 691-702.
P. Eles, K. Kuchcinski, Z. Peng, A. Doboli, “Post-synthesis back-annotation of timing information in behavioral VHDL”, Journal of Systems Architecture, Elsevier, 42, 1996/1997, pp.725-741.
Notes Taken from: “Its's The methodology, Stupid!”, by Pran Kurup, Taher Abbasi, Ricky Bedi, Publisher: ByteK Designs, Inc.; (1 edition Dec. 1, 1998), Jun., 2000.
Brahme Dhananjay S.
Ciric Jovanka
McElvain Kenneth S.
Kik Phallaka
Smith Matthew
Synplicity, Inc.
LandOfFree
Method and apparatus to estimate delay for logic circuit... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus to estimate delay for logic circuit..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus to estimate delay for logic circuit... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3510348