Method and apparatus to enhance processor power management

Details Method and apparatus to enhance processor power management Method and apparatus to enhance processor power management

2006-12-26

2006-12-26

Trujillo, James K. (Department: 2116)

Electrical computers and digital processing systems: support

Computer power control

Power conservation

C713S320000, C713S323000, C713S152000

Reexamination Certificate

active

07155621

ABSTRACT:
A method and an apparatus to dynamically transition a processor between two performance states, high performance and low power. Predetermined core clock frequency and supply voltage levels of the processor define each performance state. Transitioning the supply voltage while the processor is in the active mode and transitioning the frequency while the processor is in the sleep mode significantly reduce the processor latency.

REFERENCES:
patent: 5021679 (1991-06-01), Fairbanks et al.
patent: 5153535 (1992-10-01), Fairbanks et al.
patent: 5175706 (1992-12-01), Edme
patent: 5307003 (1994-04-01), Fairbanks et al.
patent: 5457407 (1995-10-01), Shu et al.
patent: 5627412 (1997-05-01), Beard
patent: 5752011 (1998-05-01), Thomas et al.
patent: 5760636 (1998-06-01), Noble et al.
patent: 5787294 (1998-07-01), Evoy
patent: 5974557 (1999-10-01), Thomas et al.
patent: 6035407 (2000-03-01), Gebara et al.
patent: 6040845 (2000-03-01), Melo et al.
patent: 6085330 (2000-07-01), Hewitt et al.
patent: 6118306 (2000-09-01), Orton et al.
patent: 6216235 (2001-04-01), Thomas et al.
patent: 6266776 (2001-07-01), Sakai
patent: 6311281 (2001-10-01), Pole et al.
patent: 6418535 (2002-07-01), Kulakowski et al.
patent: 6425086 (2002-07-01), Clark et al.
patent: 6460106 (2002-10-01), Stufflebeam
patent: 6487668 (2002-11-01), Thomas et al.
patent: 6564329 (2003-05-01), Cheung et al.
patent: 6715089 (2004-03-01), Zdravkovic
patent: 6941480 (2005-09-01), Dai
patent: 11-015658 (1999-01-01), None
patent: 110115658 (1999-01-01), None
patent: PCTUS01/30254 (2003-01-01), None
“Power Management Clock Change for 603 Processor”, IBM Technical Disclosure Bulletin, Dec. 1, 1995, vol. 38, No. 12, pp. 325-328.
Bellaouar, A., et al., “Supply Voltage Scaling for Temperature Insensitive CMOS Circuit Operation” , 1057-7130/98 Copyright 1998 IEEE Transactions on Circuits and Systems-II: Analog and Digital Signal Processing, vol. 45, No. 3, Mar. 1998, pp. 415-417.
Dancy, Abram, et al., “Techniques for Aggressive Supply Voltage Scaling and Efficient Regulation” , 0-7803-3669-0 Copyright 1997 IEEE, IEEE 1997 Custom Integrated Circuits Conference, pp. 579-586.
Gonzalez, Ricardo, et al., “Supply and Threshold Voltage Scaling for Low Power CMOS”, 0018-9200/97 Copyright 1997 IEEE, IEEE Journal of Solid-State Circuits, vol. 32, No. 8, Aug. 1997, pp. 1210-1216.

Affiliated with

Also associated with

Rating

Method and apparatus to enhance processor power management does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus to enhance processor power management, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus to enhance processor power management will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3700101