Method and apparatus to eliminate redundant mapping in a TLB uti

Details Method and apparatus to eliminate redundant mapping in a TLB uti Method and apparatus to eliminate redundant mapping in a TLB uti

1996-07-18

1998-06-09

Moore, David K.

Electrical computers and digital processing systems: memory

Address formation

Address mapping

711200, 711202, 711205, 711206, 711203, G06F 1210, G06F 1200

Patent

active

057652090

ABSTRACT:
The present invention relates to computer systems utilizing a TLB with variable sized pages. This invention detects conflicts between address tags stored in the TLB and a prospective address tag. In particular this invention detects conflicts when the prospective tag represents an address space that overlaps, wholly includes or is included in the address space represented by a tag stored in the TLB. By detecting tag conflicts utilizing hardware, a tremendous performance gain is achieved over systems utilizing prior art software systems.

REFERENCES:
patent: 4356549 (1982-10-01), Chueh
patent: 4577274 (1986-03-01), Ho et al.
patent: 4899275 (1990-02-01), Sachs et al.
patent: 4914577 (1990-04-01), Stewart et al.
patent: 5133058 (1992-07-01), Jensen
patent: 5263140 (1993-11-01), Riordan
patent: 5327372 (1994-07-01), Oka et al.
patent: 5375214 (1994-12-01), Mirza et al.
patent: 5390310 (1995-02-01), Welland

Affiliated with

Also associated with

Rating

Method and apparatus to eliminate redundant mapping in a TLB uti does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus to eliminate redundant mapping in a TLB uti, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus to eliminate redundant mapping in a TLB uti will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2216515