Method and apparatus to analyze noise in a pulse logic...

Details Method and apparatus to analyze noise in a pulse logic... Method and apparatus to analyze noise in a pulse logic...

2006-09-12

2006-09-12

Whitmore, Stacy A. (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Nanotechnology related integrated circuit design

C716S030000

Reexamination Certificate

active

07107552

ABSTRACT:
A method and apparatus to analyze noise in a pulse logic digital circuit comprising identifying a channel connected component (CCC) in the pulse logic digital circuit design, said CCC comprising a pulse generator. Modifying the pulse logic digital circuit by disconnecting the pulse generator form an input of the CCC in the pulse logic digital circuit design. Turning on the pulse logic digital circuit, inputting a noise signal to the CCC and monitoring an output of the pulse logic digital circuit during the time the pulse logic digital circuit is turn on.

REFERENCES:
patent: 6389578 (2002-05-01), McBride
patent: 6496031 (2002-12-01), Keller et al.
patent: 6526552 (2003-02-01), Bosnyak et al.
patent: 6539527 (2003-03-01), Naffziger et al.
patent: 6556962 (2003-04-01), Patra
patent: 6594805 (2003-07-01), Tetelbaum et al.
patent: 6711722 (2004-03-01), Parashkevov et al.
patent: 2002/0194573 (2002-12-01), Keller et al.
patent: 2004/0164769 (2004-08-01), Sung et al.

Affiliated with

Also associated with

Rating

Method and apparatus to analyze noise in a pulse logic... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus to analyze noise in a pulse logic..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus to analyze noise in a pulse logic... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3571517