Electrical computers and digital processing systems: support – Clock – pulse – or timing signal generation or analysis
Reexamination Certificate
2006-10-31
2010-06-29
Connolly, Mark (Department: 2116)
Electrical computers and digital processing systems: support
Clock, pulse, or timing signal generation or analysis
C713S502000
Reexamination Certificate
active
07747890
ABSTRACT:
A signal sampler and method for high-speed input sampling of a signal are disclosed. A first sampler samples a data signal at a rising edge of a clock signal and generates a first sampled signal. A second sampler samples the data signal at a falling edge of an inverted clock signal and generates a second sampled signal. The first and second sampled signals may be combined to determine the next signal sampler output. An evaluation may include asserting the output signal if the first and second sampled signals are asserted, negating the output signal if the first and second sampled signals are negated, and toggling the output signal if the first and second sampled signals are in opposite logic states. The signal sampler and method of signal sampling may be incorporated in a semiconductor device, which may be fabricated on a semiconductor wafer and included in an electronic system.
REFERENCES:
patent: 5132990 (1992-07-01), Dukes
patent: 5748020 (1998-05-01), Mactaggart et al.
patent: 5910920 (1999-06-01), Keeth
patent: 6064704 (2000-05-01), Liu et al.
patent: 6378020 (2002-04-01), Farmwald
patent: 6424684 (2002-07-01), Baker
patent: 6430696 (2002-08-01), Keeth
patent: 6724846 (2004-04-01), La
patent: 6982575 (2006-01-01), Stong
patent: 7366942 (2008-04-01), Lee
patent: 2004/0027185 (2004-02-01), Fiedler
patent: 2004/0046590 (2004-03-01), Singh et al.
patent: 2004/0120426 (2004-06-01), Dagdeviren et al.
patent: 1 081 857 (2001-03-01), None
Vincent P. Heuring and Harry F. Jordan, “Computer Systems Design and Architecture,” Addison-Wesley, 1997, pp. 519-520.
International Search Report dated Dec. 5, 2005 (4 pages).
Connolly Mark
Micro)n Technology, Inc.
TraskBritt
Yanchus, III Paul B
LandOfFree
Method and apparatus of high-speed input sampling does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus of high-speed input sampling, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus of high-speed input sampling will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4250812