Electrical computers and digital data processing systems: input/ – Intrasystem connection – Bus interface architecture
Reexamination Certificate
2001-02-21
2002-11-26
Wong, Peter (Department: 2181)
Electrical computers and digital data processing systems: input/
Intrasystem connection
Bus interface architecture
C710S306000, C710S307000, C710S310000, C710S060000
Reexamination Certificate
active
06487626
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention generally relates to computer architecture.
2. Description of Related Art
Conventional computer architecture typically includes a single bus that couples a microprocessor with memory and Input/Output (I/O) devices. The bus carries a number of electrical signals between the various components of the system. The speed of the signals is somewhat dictated by the length of the bus. High speed signals are difficult to send over long distances, because of the cross inductance between bus lines. Generally speaking, higher frequencies require shorter bus lines.
I/O ports are typically located on a separate card, whereby the signals must travel through connectors and various printed circuit boards to communicate with of the processor. This limits the speed of the bus and degrades the performance of the processor. The bus speed also controls the rate of data transfer between the processor and memory devices. It is generally desirable to have high data rates between the processor and memory. Usually an increase in data rate requires a larger number of pins on the chip. Adding pins enlarges the size of the chip, increasing the cost and complexity of the same. It would therefore be desirable to have a high speed memory bus that would provide a high data rate with a minimal amount of pins. It would also be desirable to have an architecture that would allow such a high speed bus to operate independently of the I/O devices of the system.
Microprocessors are constantly being redesigned to run at faster clock rates. Usually the development of faster CPU devices require the addition of hardware and/or software, so that the existing system can interface with the new processor. This is particularly true for the interface between the processor and the bus, which contains existing I/O devices that run at the slower data rate. Recent systems have incorporated various levels of cache memory to compensate for the slow data rate between the processor and main memory. Additionally, cache requires additional components, thereby increasing the cost and complexity of the system. It would therefore be desirable to have an architecture that would allow faster processors to be installed into existing systems, without having to drastically change the existing hardware and software of the system.
SUMMARY OF THE INVENTION
The present invention is a computer architecture that includes a high speed, low pin bus that directly couples a microprocessor to the physical memory of the processor. Physical memory typically has a number of high speed dynamic random access memory (DRAM) devices. The bus is a byte wide and has a data rate of approximately 500 Mbytes/sec. The high speed bus greatly increases the performance between the processor and memory devices. High speed processors can be substituted or added to the system, without drastically modifying the existing memory and bus. High speed I/O devices such as graphic controllers can also be added to the bus to improve the performance of the controller.
The high speed bus may be used with a conventional bus, so that conventional devices (e.g. I/O devices, system ROMs, etc.) can communication with the processor using existing bus protocols. The dual bus arrangement allows high speed data rates between the processor and memory to occur, while slower devices communicate with the processor on the conventional bus. The present invention includes a processor interface that allows the processor to communicate using the protocol of either bus. The interface also allows data to be transferred between the busses. For example, if the conventional bus is connected to I/O devices, I/O data can be diverted directly to the high speed bus and memory. Conversely if the high speed bus contains an I/O device, the device can communicate with the conventional bus.
The present invention includes means to incorporate cache memory on a high speed memory bus and a method for allowing I/O devices to be placed on both the conventional bus and the separate high speed bus.
Therefore it is an object of this invention to provide a high speed low pin bus between a processor and system memory.
It is also an object of this invention to provide a high speed memory bus that allows faster processors to be substituted or added, without changing the bus or memory structure.
It is also an object of this invention to provide a high speed memory bus that can operate with a conventional bus.
It is also an object of this invention to provide a method for allowing I/O devices to be placed on both a high speed bus and a conventional bus.
It is also an object of this invention to provide a cache on a high speed memory bus.
It is also an object of this invention to provide a multiple bus architecture that allows devices on one bus to communicate with devices on the other bus.
It is also an object of this invention to provide a computer architecture that decouples the performance of the CPU to memory path from the CPU to I/O path.
REFERENCES:
patent: 4456965 (1984-01-01), Graber et al.
patent: 4490785 (1984-12-01), Strecker et al.
patent: 5407732 (1985-03-01), Catiller et al.
patent: 4646075 (1987-02-01), Andrews et al.
patent: 4698746 (1987-10-01), Goldstein
patent: 4701841 (1987-10-01), Goodrich et al.
patent: 4749990 (1988-06-01), Birkner
patent: 4779190 (1988-10-01), O'Dell et al.
patent: 4853846 (1989-08-01), Johnson et al.
patent: 4982321 (1991-01-01), Pantry et al.
patent: 5019962 (1991-05-01), Funabashi et al.
patent: 5046004 (1991-09-01), Tsumura et al.
patent: 5109517 (1992-04-01), Houda et al.
patent: 5136582 (1992-08-01), Firoozmand
patent: 5175826 (1992-12-01), Begun et al.
patent: 5179734 (1993-01-01), Candy et al.
patent: 5280598 (1994-01-01), Osaki et al.
patent: 5359717 (1994-10-01), Bowles et al.
patent: 5369651 (1994-11-01), Mariesetty
patent: 5398324 (1995-03-01), Matida et al.
patent: 5414820 (1995-05-01), McFarland et al.
patent: 5426739 (1995-06-01), Lin et al.
patent: 5506973 (1996-04-01), Okazawa et al.
patent: 5526507 (1996-06-01), Hill
patent: 5530902 (1996-06-01), McRoberts et al.
patent: 5588122 (1996-12-01), Garcia
patent: 5700240 (1997-12-01), Barwick, Jr. et al.
patent: 6412033 (2002-06-01), Gray et al.
Dave Bursky, Memory-CPU Interface Speeds Up Data Transfers, Electronic Design, Mar. 19, 1992, pp. 137-142.
Gonzales Mark A.
Gray David R.
Rankin Linda J.
Blakely , Sokoloff, Taylor & Zafman LLP
Intel Corporaiton
Phan Raymond N.
Wong Peter
LandOfFree
Method and apparatus of bus interface for a processor does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus of bus interface for a processor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus of bus interface for a processor will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2981147