Method and apparatus including low loss DC/DC converter

Details Method and apparatus including low loss DC/DC converter Method and apparatus including low loss DC/DC converter

2006-12-12

2006-12-12

Sterrett, Jeffrey (Department: 2838)

Electricity: power supply or regulation systems

External or operator controlled

Using a three or more terminal semiconductive device as the...

C323S271000, C323S288000

Reexamination Certificate

active

07148673

ABSTRACT:
A direct current to direct current converter includes first and second switches to output voltages on first and second output terminals in response to appropriate turn-on voltages at first and second control terminals. The first control terminal may selectively communicate with one of N>2 different voltages. The converter may include a first multi-level controller in communication with the first control terminal, the controller including N drivers to selectively apply the N>2 different voltages to the first control terminal.

REFERENCES:
patent: 4430609 (1984-02-01), Van Kessel et al.
patent: 5010261 (1991-04-01), Steigerwald
patent: 5276603 (1994-01-01), Stanley
patent: 5583460 (1996-12-01), Kohi et al.
patent: 5610807 (1997-03-01), Kandra et al.
patent: 5687067 (1997-11-01), Majid et al.
patent: 6430066 (2002-08-01), Emori et al.
patent: 6462962 (2002-10-01), Cuk
patent: 6489756 (2002-12-01), Kanouda et al.
patent: 2002/0080631 (2002-06-01), Kanouda et al.
patent: 02-237220 (1990-09-01), None
patent: 04-172962 (1992-06-01), None
patent: 5-68130 (1993-09-01), None
patent: 6006195 (1994-01-01), None
patent: 08-182305 (1996-07-01), None
patent: 10-023743 (1998-01-01), None
patent: 10-075164 (1998-03-01), None
patent: 2001-352748 (2001-12-01), None
patent: 2002-199708 (2002-07-01), None
U.S. Appl. No. 10/460,825, filed Jan. 15, 2004, Sutardja et al.
Scott Deuty, “Optimizing Transistor in Synchronous Rectifier, Buck Converters,” IEEE, Mar. 2000.
English Translation by Computer of Jan. 17, 2006, Japanese Notice of Reason(s) for Rejection (Office Action) for Japanese Patent Applicaiton No. 2003-362674 corresponding to U.S. Appl. No. 10,621,058.
Japanese Office Action dated Jun. 7, 2005, received in the Japanese Patent Application No. 2003-362674 (corresponding to U.S. Appl. No. 10/621,058, which is the parent of U.S. Appl. No. 11/131,106) (human translation included); Document to be published by USPTO.
Japanese Office Action dated Jan. 17, 2006, received in the Japanese Patent Application No. 2003-362674 (corresponding to U.S. Appl. No. 10/621,058, which is the parent of U.S. Appl. No. 11/131,106) (human and computer translations included); Document to be published by USPTO.

Affiliated with

Also associated with

Rating

Method and apparatus including low loss DC/DC converter does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus including low loss DC/DC converter, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus including low loss DC/DC converter will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3653562