Electrical computers and digital processing systems: memory – Address formation – Address mapping
Reexamination Certificate
2007-01-16
2007-01-16
Portka, Gary (Department: 2188)
Electrical computers and digital processing systems: memory
Address formation
Address mapping
C711S207000, C711S208000
Reexamination Certificate
active
10670637
ABSTRACT:
A sharing mechanism is herein disclosed for multiple logical processors using a translation lookaside buffer (TLB) to translate virtual addresses into physical addresses. The mechanism supports sharing of TLB entries among logical processors, which may access address spaces in common. The mechanism further supports private TLB entries among logical processors, which may each access a different physical address through identical virtual addresses. The sharing mechanism provides for installation and updating of TLB entries as private entries or as shared entries transparently, without requiring special operating system support or modifications. Sharability of virtual address translations by logical processors may be determined by comparing page table physical base addresses of the logic processors. Using the disclosed sharing mechanism, fast and efficient virtual address translation is provided without requiring more expensive functional redundancy.
REFERENCES:
patent: 4779188 (1988-10-01), Gum et al.
patent: 4797814 (1989-01-01), Brenza
patent: 4812969 (1989-03-01), Takagi et al.
patent: 5317705 (1994-05-01), Gannon et al.
patent: 5335333 (1994-08-01), Hinton et al.
patent: 5437016 (1995-07-01), Ikegaya et al.
patent: 5640533 (1997-06-01), Hays et al.
patent: 5754818 (1998-05-01), Mohamed
patent: 5893166 (1999-04-01), Frank et al.
patent: 5940872 (1999-08-01), Hammond et al.
patent: 6085296 (2000-07-01), Karkhanis et al.
patent: 6105113 (2000-08-01), Schimmel
patent: 6138225 (2000-10-01), Upton et al.
patent: 6138226 (2000-10-01), Yoshioka et al.
patent: 6260131 (2001-07-01), Kikuta et al.
patent: 6289432 (2001-09-01), Ault et al.
patent: 6564311 (2003-05-01), Kakeda et al.
patent: 6598050 (2003-07-01), Bourekas
patent: 6728858 (2004-04-01), Willis et al.
patent: 0 797 149 (1997-09-01), None
Tanenbaum, Andrew S., “Modern Operating Systems”, Prentice Hall, Inc., © 1992, ISBN 0-13-588187-0, pp. 16-20, 89-92, 105-107, 124, 127-128.
Scott K. Lindsay et al., “On the Performance of A Multi-Threaded RISC Architecture”, pp. 1-11, Department of Electrical and Computer Engineering, University of Waterloo, Waterloo, Ontario, Canada, N2L 3G1.
Bradley J. Kish et al., “Hobbes: A Multi-Threaded Superscalar Architecture”, pp. 1-20, Department of Electrical Engineering, University of Waterloo, Waterloo, Ontario, Canada.
Susan J. Eggers et al., “Simultaneous Multithreading: A Platform for Next-Generation Processors”, Sep./Oct. 1997, pp. 12-19, IEEE Micro.
Willis Thomas E.
Zahir Achmed R.
LandOfFree
Method and apparatus including heuristic for sharing TLB... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus including heuristic for sharing TLB..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus including heuristic for sharing TLB... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3768824