Electricity: measuring and testing – Fault detecting in electric circuits and of electric components – Of individual circuit component or element
Reexamination Certificate
2001-02-12
2002-09-10
Sherry, Michael (Department: 2829)
Electricity: measuring and testing
Fault detecting in electric circuits and of electric components
Of individual circuit component or element
C324S765010, C438S016000, C438S017000, C372S043010, C372S050121
Reexamination Certificate
active
06448805
ABSTRACT:
FIELD OF THE INVENTION
The present invention relates to methods and apparatus for testing semiconductor lasers and, more specifically relates to methods and apparatus for wafer-level testing of vertical cavity surface emitting lasers (VCSELs).
BACKGROUND OF THE INVENTION
Semiconductor lasers in use today include edge-emitting diode lasers and vertical cavity surface emitting lasers (“VCSELs”). In an edge-emitting laser, a semiconductor gain medium, for example, a quantum-well semiconductor structure, is formed on a surface of a semiconductor substrate. Once a device is detached from a wafer, cavity mirrors are formed or otherwise positioned on opposite ends of the gain medium, perpendicular to the substrate surfaces, to form a resonant cavity within which the gain medium is located. Electrical or optical pumping of the gain medium generates a laser beam which propagates in a direction along the plane of the substrate. As edge-emitting lasers generate a beam in a direction along the plane of a substrate forming the laser, these lasers can not be meaningfully tested in wafer form - that is, it is not practical to test these lasers prior to their being cleaved into individual units exposing the edges from which their beams are output.
VCSELs in contrast, propagate output beams in a direction perpendicular to the plane of a substrate on which they are formed. Thus the orientation of VCSELs on a wafer substrate prior to their being separated from one another is potentially suitable for testing. Prior wafer probe methods used on VCSELs involve electrically probing the optical aperture side of a wafer and detecting light emitted from that side while shorting the opposite side of the wafer to ground. Depending on the resistance profile of the wafer, this method may stimulate emissions from a single VCSEL, or emission from other VCSELs adjacent to and even substantially separated from the VCSEL to be probed due to the low electrical resistance between adjacent ones of the VCSEL array on the probed side.
SUMMARY OF THE INVENTION
The present invention is directed to a method for wafer level testing of semiconductor lasers comprising the steps of positioning a wafer on a chuck with a first side of the wafer contacting the chuck including optical apertures through which output beams of the lasers included therein are emitted and electrically probing individual ones of the lasers on a second side of the wafer to stimulate emission from the accessed lasers in combination with the step of detecting light from the accessed lasers after the light has passed through the chuck.
The present invention is further directed to a device for wafer level testing of semiconductor lasers comprising a chuck on which a wafer including lasers to be tested is received, wherein a first side of the wafer contacting the chuck includes optical apertures through which output beams of the lasers included therein are emitted and an electrical probe accessing individual ones of the lasers on a second side of the wafer to stimulate emission from the accessed lasers in combination with a light detector receiving light from the accessed lasers after the light has passed through the chuck.
REFERENCES:
patent: 4489477 (1984-12-01), Chik et al.
patent: 5498973 (1996-03-01), Cavaliere et al.
patent: 6265237 (2001-07-01), Heffner et al.
patent: 3916924 (1990-05-01), None
IBM Tech. Disclosure Bulletin, “Full-Wafer Testing of Laser Diodes” (NB8911368, Nov. 1, 1989).
Heald David Leslie
Reyes Legardo Tardeo
Fay Kaplun & Marcin LLP
Novalux, Inc.
Patel Paresh
Sherry Michael
LandOfFree
Method and apparatus for wafer-level testing of... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for wafer-level testing of..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for wafer-level testing of... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2846806