Method and apparatus for verifying semiconductor integrated...

Details Method and apparatus for verifying semiconductor integrated... Method and apparatus for verifying semiconductor integrated...

2007-11-20

2007-11-20

Chiang, Jack (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Nanotechnology related integrated circuit design

C703S019000

Reexamination Certificate

active

11080555

ABSTRACT:
A timing verification apparatus calculates a pulse width variation coefficient based on a pulse width of an input clock signal, a delay value of the clock signal, and an operation frequency. The apparatus then calculates the pulse width for a delayed clock signal provided to a clock input terminal of a flip flop (FF) using the pulse width variation coefficient. Further, the apparatus compares the calculated pulse width with a standard value. The timing verification apparatus calculates the pulse width of the delayed clock signal provided to the clock input terminal of the FF using the pulse width of the clock signal, and a rise delay and a fall delay of the path. The apparatus considers on-chip variations and accurately executes timing verification for signals.

REFERENCES:
patent: 4047057 (1977-09-01), Ahmed
patent: 5222028 (1993-06-01), LaBarre et al.
patent: 5239481 (1993-08-01), Brooks et al.
patent: 6499334 (2002-12-01), Kobayashi
patent: 6643828 (2003-11-01), Naffziger et al.
patent: 2003/0223278 (2003-12-01), Gomm et al.
patent: 2004/0099883 (2004-05-01), Jung
patent: 2005/0039094 (2005-02-01), Yan
patent: 2005/0081171 (2005-04-01), Kawano et al.
patent: 2005/0091620 (2005-04-01), Aipperspach et al.
patent: 2001-184372 (2001-07-01), None

Affiliated with

Also associated with

Rating

Method and apparatus for verifying semiconductor integrated... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for verifying semiconductor integrated..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for verifying semiconductor integrated... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3840104