Electrical computers and digital processing systems: processing – Processing control
Reexamination Certificate
2006-03-07
2010-12-28
Coleman, Eric (Department: 2183)
Electrical computers and digital processing systems: processing
Processing control
Reexamination Certificate
active
07861068
ABSTRACT:
An electronic system may include a memory storing processor-executable program code and a processor in communication with the memory and operative in conjunction with the stored program code to determine a number of retired instructions and a number of input/output queue events for a workload and to determine if a performance characteristic is within a desired performance range based at least in part on the number of retired instructions and the number of input/output queue events. If the performance characteristic is within the desired performance range, the processor may be further operative in conjunction with the stored program code to determine an amount of time on die and an amount of time off die for the workload, to determine if a phase shift occurred based on the amount of time on die and the amount of time of die, and, if the phase shift occurred, to determine a new target frequency for a processor to execute the workload.
REFERENCES:
patent: 5745375 (1998-04-01), Gunther et al.
patent: 5768500 (1998-06-01), Agrawal et al.
patent: 5822598 (1998-10-01), Lam
patent: 5881306 (1999-03-01), Levine et al.
patent: 5887179 (1999-03-01), Zmora et al.
patent: 5940785 (1999-08-01), Georgiou et al.
patent: 6065069 (2000-05-01), Klein et al.
patent: 6216233 (2001-04-01), Baweja
patent: 6282663 (2001-08-01), Khazam et al.
patent: 6360337 (2002-03-01), Zak et al.
patent: 6556952 (2003-04-01), Magro
patent: 6792617 (2004-09-01), Gorbatov et al.
patent: 7315795 (2008-01-01), Homma
patent: 7475262 (2009-01-01), Banginwar et al.
patent: 2003/0058853 (2003-03-01), Gorbatov et al.
patent: 2003/0120961 (2003-06-01), Cooper
patent: 2004/0098631 (2004-05-01), Terrell, II
patent: 2005/0132238 (2005-06-01), Nanja
patent: 2005/0177327 (2005-08-01), Banginwar et al.
patent: 2005/0181840 (2005-08-01), Banginwar et al.
patent: 2005/0190714 (2005-09-01), Gorbatov et al.
patent: 2005/0289360 (2005-12-01), Banginwar et al.
patent: 2006/0282878 (2006-12-01), Stanley et al.
patent: 2007/0005966 (2007-01-01), Aissi et al.
patent: 2007/0006281 (2007-01-01), Abhinkar et al.
patent: 2007/0008887 (2007-01-01), Gorbatov et al.
patent: 2007/0011480 (2007-01-01), Banginwar et al.
patent: 1363180 (2003-11-01), None
patent: 2395309 (2004-05-01), None
patent: 2406184 (2005-03-01), None
patent: 03027819 (2003-04-01), None
patent: 2007/103051 (2007-09-01), None
patent: 2007/103051 (2007-11-01), None
Choi, K., etal., Dynamic Voltage and Frequency Scaling based on Workload Decomposition, 2004,ACM,pp. 174-179.
International Search Report/Written Opinion received for PCT application No. PCT/US2007/005021, Mailed on Aug. 24, 2007, 58 Pages.
International Preliminary report on Patentability for PCT application No. PCT/US2007/005021, Mailed on Sep. 18, 2008, 8 pages.
Choi, K, et al. Fine-Grained Dynamic Voltage and Frequency Scaling for Precise Energy and Performance Trade-Off Based on the Ratio of Off-Chip Access to On-Chip Computation Times, Dept. of EE-Systems, University of Southern California, Los Angeles, CA, (6 pages).
Abhinkar Sameer
Gorbatov Eugene
Henroid Andrew
Coleman Eric
Intel Corporation
Steiner Paul E.
LandOfFree
Method and apparatus for using dynamic workload... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for using dynamic workload..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for using dynamic workload... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4235564