Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories
Patent
1997-01-27
1998-05-05
Chan, Eddie P.
Electrical computers and digital processing systems: memory
Storage accessing and control
Hierarchical memories
711144, 395842, G06F 1208
Patent
active
057490929
ABSTRACT:
A microprocessor and method which allows data consistency to be maintained between a memory which is external to the microprocessor and a data cache unit. The microprocessor has a central processing unit coupled to a local bus. A direct memory access unit coupled to the central processing unit for loading data from and storing data to the direct access memory unit. The local bus is coupled to a system bus and has a bus control unit controlling the loading and storing of data on the system bus. The system bus transfers data external to the microprocessor using the bus control unit upon instructions from the central processing unit. A data cache unit is coupled to the local bus and selectively stores a copy of data loaded by the bus control unit and receives a memory address from the local bus during a memory access by either the central processing unit or the direct memory access unit. The microprocessor employs a mechanism that invalidates copy data when the memory access is a store by the direct memory access unit when a cache hit is detected. Further, the microprocessor employs a mechanism that designates as non-cacheable the loading of data by the direct access memory unit, even though the data was previously designated as cachable, preventing the data cache unit from performing any action, namely the overwriting of more critical data within the data cache unit.
REFERENCES:
patent: 5091580 (1992-02-01), Culley
patent: 5247643 (1993-09-01), Shottan
patent: 5247648 (1993-09-01), Watkins et al.
patent: 5265235 (1993-11-01), Sindhu et al.
patent: 5301287 (1994-04-01), Herrell et al.
patent: 5325503 (1994-06-01), Stevens et al.
patent: 5379402 (1995-01-01), Fujihara et al.
patent: 5408636 (1995-04-01), Santeler et al.
patent: 5410654 (1995-04-01), Foster et al.
patent: 5517626 (1996-05-01), Archer et al.
Heeb Jay
Shenoy Sunil
Wong Jimmy
Bragdon Reginald G.
Chan Eddie P.
Intel Corporation
LandOfFree
Method and apparatus for using a direct memory access unit and a does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for using a direct memory access unit and a, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for using a direct memory access unit and a will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-71732