Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode
Reexamination Certificate
2011-03-22
2011-03-22
Nguyen, Dao H (Department: 2818)
Active solid-state devices (e.g., transistors, solid-state diode
Field effect device
Having insulated electrode
Reexamination Certificate
active
07910993
ABSTRACT:
A method and apparatus for use in improving the linearity characteristics of MOSFET devices using an accumulated charge sink (ACS) are disclosed. The method and apparatus are adapted to remove, reduce, or otherwise control accumulated charge in SOI MOSFETs, thereby yielding improvements in FET performance characteristics. In one exemplary embodiment, a circuit having at least one SOI MOSFET is configured to operate in an accumulated charge regime. An accumulated charge sink, operatively coupled to the body of the SOI MOSFET, eliminates, removes or otherwise controls accumulated charge when the FET is operated in the accumulated charge regime, thereby reducing the nonlinearity of the parasitic off-state source-to-drain capacitance of the SOI MOSFET. In RF switch circuits implemented with the improved SOI MOSFET devices, harmonic and intermodulation distortion is reduced by removing or otherwise controlling the accumulated charge when the SOI MOSFET operates in an accumulated charge regime.
REFERENCES:
patent: 4053916 (1977-10-01), Cricchi et al.
patent: 5012123 (1991-04-01), Ayasli et al.
patent: 5416043 (1995-05-01), Burgener et al.
patent: 5492857 (1996-02-01), Reedy et al.
patent: 5572040 (1996-11-01), Reedy et al.
patent: 5596205 (1997-01-01), Reedy et al.
patent: 5600169 (1997-02-01), Burgener et al.
patent: 5663570 (1997-09-01), Reedy et al.
patent: 5818099 (1998-10-01), Burghartz
patent: 5861336 (1999-01-01), Reedy et al.
patent: 5863823 (1999-01-01), Burgener
patent: 5883396 (1999-03-01), Reedy et al.
patent: 5895957 (1999-04-01), Reedy et al.
patent: 5920233 (1999-07-01), Denny
patent: 5930638 (1999-07-01), Reedy et al.
patent: 5973363 (1999-10-01), Staab et al.
patent: 5973382 (1999-10-01), Burgener et al.
patent: 6057555 (2000-05-01), Reedy et al.
patent: 6160292 (2000-12-01), Flaker et al.
patent: 6173235 (2001-01-01), Maeda
patent: 6249027 (2001-06-01), Burr
patent: 6452232 (2002-09-01), Adan
patent: 6504212 (2003-01-01), Allen et al.
patent: 6631505 (2003-10-01), Arai
patent: 6632724 (2003-10-01), Henley et al.
patent: 6693326 (2004-02-01), Adan
patent: 6790747 (2004-09-01), Henley et al.
patent: 6804502 (2004-10-01), Burgener et al.
patent: 6898778 (2005-05-01), Kawanaka
patent: 6908832 (2005-06-01), Farrens et al.
patent: 6969668 (2005-11-01), Kang et al.
patent: 6978437 (2005-12-01), Rittman et al.
patent: 7056808 (2006-06-01), Henley et al.
patent: 7058922 (2006-06-01), Kawanaka
patent: 7404157 (2008-07-01), Tanabe
patent: 7616482 (2009-11-01), Prall
patent: 2001/0015461 (2001-08-01), Ebina
patent: 2001/0045602 (2001-11-01), Maeda et al.
patent: 2002/0195623 (2002-12-01), Horiuchi
patent: 2003/0205760 (2003-11-01), Kawanaka et al.
patent: 2005/0167751 (2005-08-01), Nakajima et al.
patent: 2007/0023833 (2007-02-01), Okhonin et al.
patent: 2008/0073719 (2008-03-01), Fazan et al.
patent: 2008/0303080 (2008-12-01), Bhattacharyya
patent: 2009/0029511 (2009-01-01), Wu
patent: 1256521 (2000-06-01), None
patent: 1 006 584 (2000-06-01), None
patent: 10-344247 (1998-12-01), None
Kuo, et al., “Low-Voltage SOI CMOS VLSI Devices and Circuits”, 2001, Wiley Interscience, New York, XP001090589, pp. 57-60 and 349-354.
Stuber, Michael, et al., photocopy of an Amendment dated Mar. 16, 2009 filed in the USPTO for related U.S. Appl. No. 11/520,912, 22 pages.
Ebner Von Eschenbach, Jennifer, Communication from the EPO dated Feb. 4, 2009 for related appln. No. 06786943.8, 7 pgs.
Shingleton, Michael B., Communication received from USPTO dated Apr. 28, 2009 for related U.S. Appl. No. 11/881,816, 3 pgs.
Tat, Binh C., Office Action received from USPTO dated Jul. 8, 2009 for related U.S. Appl. No. 11/520,912, 6 pgs.
Photocopy of a translation of an Office Action dated Jul. 31, 2009 for related Chinese appln. No. 200680025128.7, 3 pages.
Dribinsky, et al, Response filed in USPTO dated Aug. 28, 2009 for related U.S. Appl. No. 11/881,816, 5 pgs.
Stuber, Michael, et al., Photocopy of a Response that was filed in the UPSTO for related U.S. Appl. No. 11/520,060, dated Sep. 8, 2009, 3 pgs.
Tat, Binh C., International Search Report and Written Opinion received from USRO dated Jul. 3, 2008 in related application No. PCT/US06/36240, 7 pgs.
Tat, Binh C., Office Action received from USPTO dated Sep. 15, 2008 for related U.S. Appl. No. 11/520,912, 18 pgs.
F. Hameau and O. Rozeau, “Radio-Frequency Circuits Integration Using CMOS SOI 0.25μm Technology”, 2002 RF IC Design Workshop Europe, Mar. 19-22, 2002, Grenoble, France.
O. Rozeau et al., “SOI Technologies Overview for Low-Power Low-Voltage Radio-Frequency Applications,” Analog Integrated Circuits and Signal Processing, 25, pp. 93-114, Boston, MA, Kluwer Academic Publishers, Nov. 2000.
C. Tinella et al., “A High-Performance CMOS-SOI Antenna Switch for the 2.5 5-GHz Band,”IEEE Journal of Solid-State Circuits, vol. 38, No. 7, Jul. 2003.
H. Lee et al., “Analysis of body bias effect with PD-SOI for analog and RF applications,” Solid State Electron., vol. 46, pp. 1169-1176, 2002.
J.-H. Lee, et al., “Effect of Body Structure on Analog Performance of SOI NMOSFETs,” Proceedings, 1998 IEEE International SOI Conference, Oct. 5-8, 1998, pp. 61-62.
C. F. Edwards, et al., The Effect of Body Contact Series Resistance on SOI CMOS Amplifier Stages, IEEE Transactions on Electron Devices, vol. 44, No. 12, Dec. 1997 pp. 2290-2294.
S. Maeda, et al., Substrate-bias Effect and Source-drain Breakdown Characteristics in Body-tied Short-channel SOI MOSFET's, IEEE Transactions on Electron Devices, vol. 46, No. 1, Jan. 1999 pp. 151-158.
F. Assaderaghi, et al., “Dynamic Threshold-voltage MOSFET (DTMOS) for Ultra-low Voltage VLSI,” IEEE Transactions on Electron Devices, vol. 44, No. 3, Mar. 1997, pp. 414-422.
G. O. Workman and J. G. Fossum, “A Comparative Analysis of the Dynamic Behavior of BTG/SOI MOSFETs and Circuits with Distributed Body Resistance,” IEEE Transactions on Electron Devices, vol. 45, No. 10, Oct. 1998 pp. 2138-2145.
T.-S. Chao, et al., “High-voltage and High-temperature Applications of DTMOS with Reverse Schottky Barrier on Substrate Contacts,” IEEE Electron Device Letters, vol. 25, No. 2, Feb. 2004, pp. 86-88.
Wei, et al., “Measurement of Transient Effects in SOI DRAM/SRAM Access Transistors”, IEEE Electron Device Letters, vol. 17, No. 5, May 1996.
Kuang, et al., “SRAM Bitline Circuits on PD SOI: Advantages and Concerns”, IEEE Journal of Solid-State Circuits, vol. 32, No. 6, Jun. 1997.
Sleight, et al., “Transient Measurements of SOI Body Contact Effectiveness”, IEEE Electron Device Letters, vol. 19, No. 12, Dec. 1998.
Chung, et al., “SOI MOSFET Structure with a Junction-Type Body Contact for Suppression of Pass Gate Leakage”, IEEE Transactions on Electron Devices, vol. 48, No. 7, Jul. 2001.
Lee, et al., “Effects of Gate Structures on the RF Performance in PD SOI MOSFETs”, IEEE Microwave and Wireless Components Letters, vol. 15, No. 4, Apr. 2005.
Hirano, et al., “Impact of Actively Body-bias Controlled (ABC) SOI SRAM by using Direct Body Contact Technology for Low-Voltage Application” IEEE, 2003, pp. 2.4.1-2.4.4.
Lee, et al., “Harmonic Distortion Due to Narrow Width Effects in Deep sub-micron SOI-CMOS Device for analog-RF applications”, 2002 IEEE International SOI Conference, Oct. 2002.
Orndorff, et al., “CMOS/SOS/LSI Switching Regulator Control Device”, ISSCC 78, Feb. 17, 2978, IEEE International Solid-State Circuits Conference, pp. 234-235 and 282.
Shingleton, Michael B., Office Action dated Oct. 7, 2008 received from the USPTO for related U.S. Appl. No. 11/881,816, 4 pgs.
Tat, Binh C., Office Action received from the USPTO dated Dec. 10, 2009 for related U.S. Appl. No. 11/520,912, 19 pages.
Shingleton, Michael B., Office Action received from the USPTO dated Jan. 19, 2010 for related U.S. Appl. No. 11/881,816, 16 pgs.
Brindle, Chris, et al., Translation of a Response filed in the Chinese Patent Office for related appln N
Brindle Christopher N.
Burgener Mark L.
Imthurn George P.
Kelly Dylan J.
Kemerling Clint L.
Jaquez & Associates
Jaquez, Esq. Martin J.
Nguyen Dao H
Nguyen Tram H
Peregrine Semiconductor Corporation
LandOfFree
Method and apparatus for use in improving linearity of... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for use in improving linearity of..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for use in improving linearity of... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2766177