Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital data error correction
Reexamination Certificate
2006-06-06
2006-06-06
Dildine, R. Stephen (Department: 2133)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital data error correction
Reexamination Certificate
active
07058876
ABSTRACT:
The present invention provides a method and apparatus for quickly and efficiently processing an error correction polynomial to locate bit errors using a Chien search algorithm. In accordance with the present invention, it has been determined that multiplying the Λ coefficients of the error locator polynomial by a scaling vector prior to performing the Chien search algorithm matrix operations, it possible to use constant coefficients in the matrix multiply logic. This enables a relatively small amount of logic to be used to perform the matrix multiplication operations of the Chien search algorithm. The Chien search algorithm logic of the present invention is configured to perform many matrix multiply operations in parallel, which enables the Chien search algorithm to be executed very quickly to locate the bit errors in the error locator polynomial. Such a large number of matrix multiply operations would normally require a very large number of gates. However, the constant coefficient matrix multiply logic configuration of the present invention that is made possible by the aforementioned scaling significantly limits the amount of logic needed to perform the matrix multiply operations. Therefore, the present invention enables very high-speed throughput with respect to error correction, and does so using a relatively small amount of logic. This renders the decoder of the present invention suitable for use in high data rate systems. Furthermore, the use of a relatively small amount of logic limits area and power consumption requirements.
REFERENCES:
patent: 6374383 (2002-04-01), Weng
patent: 6421807 (2002-07-01), Nakamura et al.
patent: 2005/0210353 (2005-09-01), Dohmen et al.
patent: 1102406 (2001-05-01), None
patent: 1217750 (2002-06-01), None
Blanz, E et al.; Key Equation Solver for Variable Block Reed-Solomon Decoder; IBM TDB v38 n6 Jun. 1995 p 111-112, Jun. 1, 1995.
Ireland Howard H.
Nichols Jeffery T.
Bernard Christopher L.
Brown Tyler S.
CIENA Corporation
Dildine R. Stephen
Dougherty & Clements
LandOfFree
Method and apparatus for use in a decoder of a forward error... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for use in a decoder of a forward error..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for use in a decoder of a forward error... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3654727