Electronic digital logic circuitry – Multifunctional or programmable – Array
Reexamination Certificate
2009-03-10
2010-11-09
Tan, Vibol (Department: 2819)
Electronic digital logic circuitry
Multifunctional or programmable
Array
C326S038000, C326S039000
Reexamination Certificate
active
07830173
ABSTRACT:
An integrated circuit including a programmable logic array with a plurality of logic cells and programmable interconnections to receive input signals and to perform logical functions to transmit output signals. The integrated circuit may also include megacells comprising a plurality of functional blocks receiving inputs and transmitting outputs. The integrated circuit may also include a programmable interconnections subsystem to cascade the megacells. The megacells are coupled to the programmable logic array.
REFERENCES:
patent: 3473160 (1969-10-01), Wahlstrom
patent: 4020469 (1977-04-01), Manning
patent: 4207556 (1980-06-01), Sugiyama et al.
patent: 4642487 (1987-02-01), Carter
patent: 4661901 (1987-04-01), Veneski
patent: 4684830 (1987-08-01), Tsui et al.
patent: 4700187 (1987-10-01), Furtek
patent: 4706216 (1987-11-01), Carter
patent: 4720780 (1988-01-01), Dolecek
patent: 4736333 (1988-04-01), Mead et al.
patent: 4758985 (1988-07-01), Carter
patent: 4763020 (1988-08-01), Takata et al.
patent: 4786904 (1988-11-01), Graham
patent: 4847612 (1989-07-01), Kaplinsky
patent: 4855619 (1989-08-01), Hsieh et al.
patent: 4870302 (1989-09-01), Freeman
patent: 4918440 (1990-04-01), Furtek
patent: 4935734 (1990-06-01), Austin
patent: 4963770 (1990-10-01), Keida
patent: 4967107 (1990-10-01), Kaplinsky
patent: 4992680 (1991-02-01), Benedetti et al.
patent: 5012135 (1991-04-01), Kaplinsky
patent: 5135609 (1992-08-01), Pease et al.
patent: 5140193 (1992-08-01), Freeman et al.
patent: 5144166 (1992-09-01), Camarota et al.
patent: 5185706 (1993-02-01), Agrawal et al.
patent: 5204556 (1993-04-01), Shankar
patent: 5208491 (1993-05-01), Ebeling et al.
patent: 5212652 (1993-05-01), Agrawal et al.
patent: 5220213 (1993-06-01), Chan et al.
patent: 5221865 (1993-06-01), Phillips et al.
patent: 5224056 (1993-06-01), Chene et al.
patent: 5225221 (1993-07-01), Camden et al.
patent: 5231588 (1993-07-01), Agrawal et al.
patent: 5243238 (1993-09-01), Kean
patent: 5256918 (1993-10-01), Suzuki
patent: 5260610 (1993-11-01), Pedersen et al.
patent: 5260611 (1993-11-01), Cliff et al.
patent: 5291079 (1994-03-01), Goetting
patent: 5296759 (1994-03-01), Sutherland et al.
patent: 5298805 (1994-03-01), Garverick et al.
patent: 5327023 (1994-07-01), Kawana et al.
patent: 5329470 (1994-07-01), Sample et al.
patent: 5331226 (1994-07-01), Goetting
patent: 5331571 (1994-07-01), Aronoff et al.
patent: 5336950 (1994-08-01), Popli et al.
patent: 5341040 (1994-08-01), Garverick et al.
patent: 5343406 (1994-08-01), Freeman et al.
patent: 5349691 (1994-09-01), Harrison et al.
patent: 5369314 (1994-11-01), Patel et al.
patent: 5371422 (1994-12-01), Patel et al.
patent: 5376844 (1994-12-01), Pedersen et al.
patent: 5386354 (1995-01-01), Osteen
patent: 5396126 (1995-03-01), Britton et al.
patent: 5406525 (1995-04-01), Nicholes
patent: 5422833 (1995-06-01), Kelem et al.
patent: 5436575 (1995-07-01), Pedersen et al.
patent: 5444394 (1995-08-01), Watson et al.
patent: 5455525 (1995-10-01), Ho et al.
patent: 5457410 (1995-10-01), Ting
patent: 5469003 (1995-11-01), Kean
patent: 5477067 (1995-12-01), Isomura et al.
patent: 5483178 (1996-01-01), Costello et al.
patent: 5504440 (1996-04-01), Sasaki
patent: 5506517 (1996-04-01), Tsui et al.
patent: 5519629 (1996-05-01), Snider
patent: 5524243 (1996-06-01), Gheorghiu
patent: 5550782 (1996-08-01), Cliff et al.
patent: 5552722 (1996-09-01), Kean
patent: 5570040 (1996-10-01), Lytle et al.
patent: 5572148 (1996-11-01), Lytle et al.
patent: 5581199 (1996-12-01), Pierce et al.
patent: 5581767 (1996-12-01), Katsuki et al.
patent: 5612631 (1997-03-01), Agrawal et al.
patent: 5668771 (1997-09-01), Cliff et al.
patent: 5689462 (1997-11-01), Proebsting
patent: 5773994 (1998-06-01), Jones
patent: 5815004 (1998-09-01), Trimberger et al.
patent: 5825202 (1998-10-01), Tavana et al.
patent: 5835405 (1998-11-01), Tsui et al.
patent: 5848005 (1998-12-01), Cliff et al.
patent: 5894228 (1999-04-01), Reddy et al.
patent: 5894565 (1999-04-01), Furtek et al.
patent: 5898595 (1999-04-01), Bair et al.
patent: 5903165 (1999-05-01), Jones et al.
patent: 5905655 (1999-05-01), Deeley
patent: 5969543 (1999-10-01), Erickson et al.
patent: 6034547 (2000-03-01), Pani et al.
patent: 6064599 (2000-05-01), Cliff et al.
patent: 6167559 (2000-12-01), Furtek et al.
patent: 6246259 (2001-06-01), Zaliznyak et al.
patent: 6496887 (2002-12-01), Plants
patent: 7103865 (2006-09-01), Galatenko et al.
patent: 0415542 (1991-03-01), None
patent: 0630115 (1994-12-01), None
patent: 2180382 (1987-03-01), None
patent: 2295738 (1996-06-01), None
patent: WO92/08286 (1992-05-01), None
patent: WO94/10754 (1994-05-01), None
patent: WO94/28475 (1994-12-01), None
patent: WO95/04402 (1995-02-01), None
patent: WO95/04404 (1995-02-01), None
patent: WO 95/28769 (1995-10-01), None
patent: WO96/05964 (1996-02-01), None
patent: WO96/35261 (1996-11-01), None
patent: WO-9810518 (1998-03-01), None
Aggarwal, Aditya Kumar, “Routing Algorithms and Architectures for Hierarchical Field Programmable Gate Arrays,” Jan. 1994 (99 pages).
Chow, Paul et al., “A 1.2 μm CMOS FPGA Using Cascaded Logic Blocks and Segmented Routing,” Department of Electrical Engineering, University of Toronto, Toronto, Ontario, Canada (12 pages).
Grunbacher, Herbert et al., “Field-Programmable Gate Arrays: Architectures and Tools for Rapid Prototyping,” Springer-Verlag, from Second International Workshop on Field-Programmable Logic and Applications, Vienna, Austria, Aug. 31-Sep. 2, 1992 (10 pages).
Ikawa et al., “A One Day Chip: An Innovative IC Construction Approach Using Electrically Reconfigurable Logic VLSI with On-Chip Programmable Interconnections”, IEEE Journal of Solid State Physics, vol. SC-21, No. 2, Apr. 1986, (pp. 223-227).
Wahlstrom, Sven, “Programmable Logic Arrays-Cheaper by the Millions”, Electronics, Dec. 11, 1967, pp. 90-95.
Xilinx “XC4000 Data Book, Logic Cell Array Family,” Dec. 1991 (65 pages).
Xilinx “XC6200 Field Programmable Gate Arrays,” Apr. 24, 1997, Version 1.10 (73 pages).
AIPLA's Model Patent Jury Instructions, 2005, American Intellectual Property Law Association, Version 1.1, Feb. 2006, 46 pages.
Richard G. Shoup, “Programmable Cellular Logic Arrays”, Carnegie-Mellon University, 1970.
Richard Cliff et al., “A Dual Granularity and Globally Interconnected Architecture for a Programmable Logic Device”, Proceedings of the IEEE 1993 Custom Integrated Circuits Conference, May 1993, pp. 7.3.1-7.3.5.
Altera Corporation , Data Sheet, “Flex EPF81188 12,000-Gate Programmable Logic Device”, Sep. 1992, Version 1.
Minnick, R.C., “A Survey of Microcellular Research”, Journal of the Association for Computing Machinery, vol. 14, No. 2, Apr. 1967, pp. 203-241.
Shoup, R.G., “Programmable Cellular Logic Arrays”, Ph.D dissertation, Carnegie-Mellon University, Pittsburgh, PA, Mar. 1970—Partial.
Spandorfer, L.M., “Synthesis of Logic Functions on an Array of Integrated Circuits”, UNIVAC, Division of Sperry Rand Corporation, Blue Bell, PA, Contract AF 19 (628)2907, AFCRL 66-298, Project No. 464504, Nov. 30, 1965.
Ping-Tsung Wang et al., “A High Performance FPGA with Hierarchical Interconnection Structure”, Institute of Electrical and Electronic Engineers, pp. 239-242, May 30, 1994.
Motorola Product Brief, “MPA10XX Field Programmable Gate Arrays”, pp. 4 pages total, Sep. 27, 1993.
Krambeck, R.H. “ORCA: A High Performance, Easy to Use SRAM Based Architecture”, Wescon '93 record, pp. 310-320, Sep. 20-30, 1993.
Buffoli et al., Dynamically Reconfigurable Devices used to Implement a Self-Tuning, High Performance PID Controller >>, IEEE 1989, pp. 107-112.
Devadas, S., “Boolean Decomposition of Programmable Logic Arrays”, IEEE 1988, pp. 2.5.1-2.5.5.
Vidal, J., “Implementing Neural Nets with Programmable Logic”, IEEE 1988, pp. 50-53.
European Search Report, Application No. EP04021656, date of search Feb. 16, 2006, 4 pages
Pani Peter M.
Ting Benjamin S.
Actel Corporation
Blakely , Sokoloff, Taylor & Zafman LLP
Tan Vibol
LandOfFree
Method and apparatus for universal program controlled bus... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for universal program controlled bus..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for universal program controlled bus... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4157294