Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital data error correction
Reexamination Certificate
2007-07-10
2007-07-10
Baker, Stephen M. (Department: 2133)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital data error correction
C714S780000
Reexamination Certificate
active
09602339
ABSTRACT:
A system and method for decoding a block code includes receiving a first word. The first word includes parity bit values and information bit values. A first partial word including the information bit values and a first subset of the parity bit values is generated. The first partial word is decoded to generate a first refined word. The first refined word includes a first set of refined information bit values. A second partial word including the first set of refined information bit values and a second subset of the parity bit values is generated. The second partial word is decoded to generate a second refined word, the second refined word including a second set of refined information bit values.
REFERENCES:
patent: 5157671 (1992-10-01), Karplus
patent: 5930272 (1999-07-01), Thesling
patent: 6122763 (2000-09-01), Pyndiah et al.
patent: 6539367 (2003-03-01), Blanksby et al.
patent: 6625775 (2003-09-01), Kim
patent: 6751770 (2004-06-01), Morelos-Zaragoza
Hagenauer et al., “Iterative Decoding of Binary Block and Convolutional Codes”, IEEE Transactions on Information Theory, vol. 42, No. 2, Mar. 1966, pp. 429-445.
Goalic et al., “Real-Time Turbo-Decoding of Product Codes on a Digital Signal Processor”, 1997 IEEE GLOBECOM, Nov. 1997, pp. 624-628.
Lucas et al., “On Iterative Soft-Decision Decoding of Linear Binary Block Codes and Product Codes”, IEEE Journal on Selected Areas in Communications, vol. 16, No. 2. Feb. 1998, pp. 276-296.
Garrett et al., “Low Power Architecture of the Soft-Output Viterbi Algorithm”, 1998 International Symposium on Low Power Electronics and Design, Aug. 1998, pp. 262-267.
Narayanan et al., “Product Accumulate Codes: Properties and Performance”, IEEE ITW 2001, Sep. 2001, pp. 21-23.
Fontaine Frederic
Wicker Stephen B.
Baker Stephen M.
Loppnow Matthew C.
Motorola Inc.
LandOfFree
Method and apparatus for turbo decoding block codes does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for turbo decoding block codes, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for turbo decoding block codes will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3819802