Method and apparatus for trapping unimplemented operations in in

Details Method and apparatus for trapping unimplemented operations in in Method and apparatus for trapping unimplemented operations in in

1998-03-26

2000-05-16

Lee, Thomas C.

Electrical computers and digital data processing systems: input/

Input/output data processing

Direct memory accessing

710 52, 710 57, G06F 1316

Patent

active

060650710

ABSTRACT:
Apparatus and a method by which the flow of DMA-transferable data from an application program to an input/output device using a direct memory access circuit may be halted when the device is unable to respond to DMA-transferable data sent to it. The apparatus includes circuitry for ascertaining whether the input/output device is able to respond to DMA-transferable data transferred to the input/output device, a circuit for storing the DMA-transferable data transferred to the input/output device to which the input/output device is unable to respond, and circuitry for generating a signal to disable immediately the flow of DMA-transferable data to the input/output device and an interrupt to assure that the DMA-transferable data is handled in an expeditious manner.

REFERENCES:
patent: 4703449 (1987-10-01), Berman
patent: 4716543 (1987-12-01), Ogawa et al.
patent: 5708849 (1998-01-01), Coke et al.

Affiliated with

Also associated with

Rating

Method and apparatus for trapping unimplemented operations in in does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for trapping unimplemented operations in in, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for trapping unimplemented operations in in will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-268573