Electrical computers and digital data processing systems: input/ – Intrasystem connection – Bus access regulation
Patent
1999-06-03
2000-10-17
An, Meng-Ai T.
Electrical computers and digital data processing systems: input/
Intrasystem connection
Bus access regulation
710100, 710113, 709204, G06F 1300
Patent
active
061346195
ABSTRACT:
A message unit that provides a hardware queue interface between a host processor and a local processor handling I/O operations in an I/O platform. Circuitry manages the head and tail pointers of an inbound free queue, an inbound post queue, an outbound free queue and an outbound post queue. Circuitry is also provided for enabling a host processor or bus agent to access these queues in a single bus transaction by reading or writing inbound port registers or outbound port registers. The queue elements contain handles of message buffers. The invention automatically performs the specific task of locating the next element in a queue, altering that element, and modifying a queue descriptor (i.e., a head or a tail pointer) to indicate the next element for a next queue access. A plurality of registers are used for selectively interrupting either the host processor or the local processor when the queues are written to by either the host processor, a bus agent, or the local processor.
REFERENCES:
patent: 5925099 (1999-07-01), Futral et al.
patent: 6021451 (2000-02-01), Bell et al.
Davis Barry
Futral William T.
Garbus Elliot
An Meng-Ai T.
Intel Corporation
Whitmore Stacy
LandOfFree
Method and apparatus for transporting messages between processor does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for transporting messages between processor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for transporting messages between processor will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-479309