Electrical computers and digital processing systems: memory – Address formation – Address mapping
Reexamination Certificate
2006-10-17
2006-10-17
Moazzami, Nasser (Department: 2187)
Electrical computers and digital processing systems: memory
Address formation
Address mapping
C711S006000, C711S206000
Reexamination Certificate
active
07124273
ABSTRACT:
A method and an apparatus are used to efficiently translate memory addresses. The translation scheme yields a translated address, a memory type for the translated address, and a fault bit for the translation.
REFERENCES:
patent: 3996449 (1976-12-01), Attanasio
patent: 4084225 (1978-04-01), Anderson et al.
patent: 4247905 (1981-01-01), Yoshida et al.
patent: 4347565 (1982-08-01), Kaneda et al.
patent: 4430709 (1984-02-01), Schleupen
patent: 4802084 (1989-01-01), Ikegaya
patent: 4975836 (1990-12-01), Hirosawa
patent: 5187802 (1993-02-01), Inoue
patent: 5230069 (1993-07-01), Brelsford et al.
patent: 5295251 (1994-03-01), Wakui
patent: 5319760 (1994-06-01), Mason et al.
patent: 5361375 (1994-11-01), Ogi
patent: 5437033 (1995-07-01), Inoue et al.
patent: 5469557 (1995-11-01), Salt
patent: 5506975 (1996-04-01), Onodera
patent: 5511217 (1996-04-01), Nakajima et al.
patent: 5522075 (1996-05-01), Robinson et al.
patent: 5555385 (1996-09-01), Osisek
patent: 5555414 (1996-09-01), Hough
patent: 5561814 (1996-10-01), Glew et al.
patent: 5564040 (1996-10-01), Kubala
patent: 5574936 (1996-11-01), Ryba
patent: 5737604 (1998-04-01), Miller et al.
patent: 5778407 (1998-07-01), Glew et al.
patent: 5819061 (1998-10-01), Glassen et al.
patent: 5854913 (1998-12-01), Goetz et al.
patent: 5956408 (1999-09-01), Arnold
patent: 5978475 (1999-11-01), Schneier
patent: 6044478 (2000-03-01), Green
patent: 6075938 (2000-06-01), Bugnion et al.
patent: 6088262 (2000-07-01), Nasu
patent: 6093213 (2000-07-01), Favor
patent: 6173417 (2001-01-01), Merrill
patent: 6175924 (2001-01-01), Arnold
patent: 6182089 (2001-01-01), Ganapathy et al.
patent: 6188257 (2001-02-01), Buer
patent: 6272637 (2001-08-01), Little et al.
patent: 6275933 (2001-08-01), Fine
patent: 6282650 (2001-08-01), Davis
patent: 6314409 (2001-11-01), Schneck et al.
patent: 6374317 (2002-04-01), Ajanovic et al.
patent: 6378068 (2002-04-01), Foster
patent: 6397242 (2002-05-01), Devine et al.
patent: 6625715 (2003-09-01), Mathews
patent: 6681311 (2004-01-01), Gaskins et al.
patent: 4217444 (1992-12-01), None
patent: 0473913 (1992-03-01), None
patent: 0 549 931 (1993-07-01), None
patent: 0 892 521 (1999-01-01), None
patent: 0 961 193 (1999-12-01), None
patent: 0 965 902 (1999-12-01), None
patent: 1 055 989 (2000-11-01), None
patent: 1 056 014 (2000-11-01), None
patent: 1 085 396 (2001-03-01), None
patent: 1 271 277 (2003-01-01), None
patent: 02000076139 (2000-03-01), None
patent: WO 95/24696 (1995-09-01), None
patent: WO 98/12620 (1998-03-01), None
patent: WO 99/18511 (1999-04-01), None
patent: WO 99/18511 (1999-04-01), None
patent: WO 99/65579 (1999-12-01), None
patent: WO 99/65579 (1999-12-01), None
patent: WO 00/21238 (2000-04-01), None
patent: WO 01/63994 (2001-08-01), None
patent: WO 01 75564 (2001-10-01), None
patent: WO 02/01794 (2002-01-01), None
patent: WO 02 17555 (2002-02-01), None
patent: WO 02/060121 (2002-08-01), None
patent: WO 02 086684 (2002-10-01), None
patent: WO 03/058412 (2003-07-01), None
Hennessy et al., Computer Organization and Design, 1998, 2ndEdition, pp. 579-602.
Hennessy, John L. and Patterson, David A. “Computer Organization and Design,” Second Edition, Morgan Kaufman Publishers, San Francisco, CA, p. 579-602.
PCT Written Opinion for PCT International Patent Application No. US03/03797, mailed Oct. 27, 2004, 4 pages.
Coulouris, G. et al., “Distributed Systems: Concepts and Design”, 2ndEdition, Addison-Wesley Publishers Ltd., Essex, England, pp. 422-424 (1994).
Crawford, J., “Architecture of the Intel 80386”, Proceedings of the IEEE International Conference on Computer Design: VLSI in Computers (ICCD '86), ISBN 0-8186-0735-1, pp. 155-160 (Oct. 6-9, 1986).
Fabry, R.S., “Capability-Based Addressing”, Communications of the ACM, vol. 17, No. 7, pp. 403-412 (Jul. 1974).
Frieder, G., “The Architecture and Operational Characteristics of the VMX Host Machine”, IEEE Proceedings of the 15th Annual Workshop on Microprogramming, pp. 9-16, (Oct. 5, 1982).
Hewlett Packard Company, “Mobile Security Overview”, pp. 1-9, (Sep. 2002).
IBM Corporation, “IBM ThinkPad T30 Notebooks”, IBM Product Specification, located at www-1.ibm.com/services/files/cisco—t30—spec—sheet—070202.pdf, pp. 1-6 (Jul. 2, 2002).
Intel Corporation, “Intel 82802AB/82802AC Firmware Hub (FWH)”, Intel Product Datasheet, Document No. 290658-004, pp. 1-6, 17-28 (Nov. 2000).
Menezes, Alfred J., et al., “Handbook of Applied Crytography”, CRC Press Series on Discrete Mathematics and its Applications, Boca Raton, FL, ISBN 0849385237, pp. 403-405, 475, 506-515, 570 (Oct. 1996).
Nanba S. et al., “VM/4: ACOS-4 Virtual Machine Architecture”, IEEE Proceedings of the 12th Annual Symposium on Computer Architecture, pp. 171-178 (Jun. 1985).
RSA Security Inc., “Hardware Authenticators”, located at www.rsasecurity.com
ode.asp?id =1158, pp. 1-2 (2004).
RSA Security Inc., “Software Authenticators”, located at www.rsasecurity.com
ode.asp?id =1313, pp. 1-2 (2004).
RSA Security Inc., “RSA SecurID Authenticators”, located at www.rsasecurity.com/products/securid/datasheets/SID—DS—0103.pdf, pp. 1-2 (2003).
Schneier, B., “Applied Cryptography: Protocols, Algorithm, and Source Code in C”, 2ndEdition, Wiley, John & Sons, Inc., ISBN 0471117099 (hardcover printing), pp. 47-52. 56-65, 169-187 (Oct. 1995).
Schneier, B., “Applied Cryptography: Protocols, Algorithm, and Source Code in C”, 2ndEdition, Wiley, John & Sons, Inc., ISBN 0471128457 (softcover printing), pp. 28-33. 176-177, 216-217, 461-473, 518-522 (Nov. 1995).
Intel Corporation, “IA-64 System Abstraction Layer Specification”, Intel Product Specification, Order No. 245359-001, 112 pages, Jan. 2000.
Intel Corporation, “Intel IA-64 Architecture Software Developer's Manual—vol. 2: IA-64 System Architecture”, Intel Product Manual, Order No. 245318-001, pp. i, ii, 5.1-5.3, 11.1-11.8, 11.23-11.26, Jan. 2000.
Brands, Stefan, “Restrictive Blinding of Secret-Key Certificates”, Springer-Verlag XP002201306, (1995),Chapter 3.
Davida, George I. et al., “Defending Systems Against Viruses through Cryptographic Authentication”, Proceedings of the Symposium on Security and Privacy, IEEE Comp. Soc. Press, ISBN 0-8186-1939-2, (May 1989).
INTEL, “IA-32 Intel Architecture Software Developer's Manual Citation: vol. 3: System Programming Guide Miscellaneous Information”, (2003), pp. 13-1 through 13-24.
Kashiwagi, Kazuhiko et al., “Design and Implementation of Dynamically Reconstructing System Software”, Software Engineering Conference, Proceedings 1996 Asia-Pacific Seoul, South Korea Dec. 4-7, 1996, Los Alamitos, CA USA, IEEE Comput. Soc, US, ISBN 0-8186-7638-8, (1996).
Luke, Jahn et al., “Replacement Strategy for Aging Avionics Computers”, IEEE AES Systems Magazine, XP002190614, (Mar. 1999).
Menezes, Oorschot, “Handbook of Applied Cryptography”, CRC Press LLC, USA XP002201307, (1997), p. 475.
Richt, Stefan et al., “In-Circuit-Emulator Wird Echtzeittauglich”, Elektronic Franzis Verlag GMBH, Munchen, DE, vol. 40, No. 16, XP000259620, (Aug. 6, 1991), pp. 100-103.
Saez, Sergio et al., “A Hardware Scheduler for Complex Real-Time Systems”, Proceedings of the IEEE International Symposium on Industrial Electronics, XP002190615, (Jul. 1999), pp. 43-48.
Sherwood, Timothy et al., “Patchable Instruction ROM Architecture”, Dept. of Computer Science and Engineering, University of California, San Diego, La Jolla, CA, (Nov. 2001).
“Information Display Technique for a Terminate Stay Resident Program,” IBM Technical Disclosure Bulletin, TDB-ACC-No. NA9112156, Dec. 1, 1991, pp. 156-158, vol. 34, Issue No. 7A.
Karger, Paul A., et al., “A VMM Security Kernel for the VAX Architecture,” Proceedings of the Symposium on Research in Security and Priva
Boleyn Erich S.
Glew Andy
Kozuch Michael A.
Neiger Gilbert
Smith, III Lawrence O.
Intel Corporation
Lane Thomas R.
Moazzami Nasser
LandOfFree
Method and apparatus for translating guest physical... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for translating guest physical..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for translating guest physical... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3634845