Electrical computers and digital processing systems: support – Clock control of data processing system – component – or data...
Reexamination Certificate
1999-02-03
2002-07-23
Butler, Dennis M. (Department: 2185)
Electrical computers and digital processing systems: support
Clock control of data processing system, component, or data...
Reexamination Certificate
active
06425091
ABSTRACT:
FIELD OF THE INVENTION
The present invention relates generally to a method and apparatus for tolerating scheduling latency and achieving time alignment for transmit and receive signals in high-speed modems implemented on host processors.
BACKGROUND OF THE INVENTION
With host processors in personal computers becoming more and more powerful, it becomes feasible to implement high-speed modems such as asymmetrical digital subscriber line (ADSL) modems in software. Computation complexity or millions-of-instructions-per-second, however, are not the only challenges for a successful implementation of high-speed modems. The digital signal processor (DSP) functions for the high-speed modems require real-time execution, e.g., the DSP function must be executed to generate additional transmit samples to be queued to the transmit (TX) buffer before it becomes empty and the DSP function must be executed to process received samples before the receive (RX) buffer becomes full. The host processor, however, may be running many other tasks concurrently such that its operating system may not be able to guarantee the timely execution of the real-time DSP functions. In other words, the scheduling latency, as defined as the delay of actual execution of the task from the time when the request is generated, is very large. Clearly, if the latency exceeds the amount of time it takes to transmit the remaining samples in the TX buffer, a TX buffer underrun problem will arise. Likewise, if the RX task does not get executed by the time the RX buffer is completely filled, a RX buffer overrun problem will arise.
In addition, the large response time may cause problems for meeting certain requirements. For example, the ADSL standards (G.
992
.x) require time alignment between upstream and downstream signals, i.e., certain upstream signal must appear at the line at about the same time its corresponding downstream signal is being transmitted by the central site modem. The straightforward approach of starting to send the upstream signal as soon as the corresponding downstream signal is received would fail if the response delay is large.
Thus, there exists a need to provide a method and apparatus that deals with the large response delay caused from the transmit buffer underrun and/or receive buffer overrun, and also resolves its corresponding time alignment problems.
REFERENCES:
patent: 4868850 (1989-09-01), Kaku et al.
patent: 5261099 (1993-11-01), Bigo et al.
patent: 5384780 (1995-01-01), Lomp et al.
patent: 5799064 (1998-08-01), Sridhar et al.
patent: 5822540 (1998-10-01), Caldara et al.
patent: 0762655 (1997-12-01), None
Krishnan Venkatraman Gopal
Yang Jian
Butler Dennis M.
Motorola Inc.
LandOfFree
Method and apparatus for tolerating scheduling latency and... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for tolerating scheduling latency and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for tolerating scheduling latency and... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2912594