Error detection/correction and fault detection/recovery – Pulse or data error handling – Memory testing
Reexamination Certificate
2000-02-28
2003-04-29
Decady, Albert (Department: 2133)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Memory testing
C711S173000, C365S201000, C365S230050
Reexamination Certificate
active
06557127
ABSTRACT:
BACKGROUND
1. Technical Field of the Present Invention
The present invention generally relates to methods and apparatuses that test memories for errors, and more specifically, to such methods and apparatuses that test embedded memories for errors.
2. Background of the Present Invention
The electronic industry is in a state of evolution spurred by the recent changes in technology which have allowed greater functionality in smaller devices. This has resulted in the explosion of new found uses for such small devices (e.g. medical, monitoring etc.), as well as greater functionality in increasingly smaller electronic devices.
The evolution has caused electronic devices to become an inseparable part of our society. Consumers are now buying and demanding electronic devices which are smaller, more powerful, and faster at unprecedented rates. These demands are constantly driving the electronic industry to exceed limitations which were previously considered unsurpassable.
One area ripe for improvement is the testing of embedded memory within Integrated Circuits (ICs). This is particularly true for Multi-port memories which are now being used in numerous applications such as microprocessors and communications devices. Previous methods used for testing embedded multi-port memories are often inapplicable as a result of the surrounding high gate count and the sheer number of ports. Specifically, the high gate count often makes complete tests of the multi-port memories impossible or extremely difficult because of the problems associated with reaching the data, address, and control signals from external pins. In addition, the sheer number of ports in a memory makes testing extremely difficult due to the number of possible simultaneous operations and paths in and out of the memory.
It would, therefore, be a distinct advantage to have a method and apparatus that would use portions of the embedded memories themselves to perform tests on their integrity. The present invention provides such a method and apparatus.
SUMMARY OF THE PRESENT INVENTION
The present invention is a method and system for testing multiported memories, especially when one or more of the ports are not directly accessible without intervening logic. The method and system segregates the multiported memory into at least two portions for testing the one or more ports which are not directly accessible.
REFERENCES:
patent: 5040150 (1991-08-01), Naitoh et al.
patent: 5778425 (1998-07-01), Shigeeda
patent: 5802070 (1998-09-01), Adams et al.
patent: 5818772 (1998-10-01), Kuge
patent: 5831988 (1998-11-01), Fagerness
patent: 5896331 (1999-04-01), Crafts
patent: 5903575 (1999-05-01), Kikuda
patent: 5917832 (1999-06-01), Baeg et al.
patent: 5918003 (1999-06-01), Koch et al.
patent: 5925142 (1999-07-01), Raad et al.
patent: 6046946 (2000-04-01), Nadeau-Dostie et al.
patent: 6070256 (2000-05-01), Wu et al.
patent: 6173425 (2001-01-01), Knaack et al.
patent: 6216241 (2001-04-01), Fenstermaker et al.
patent: 6360344 (2002-03-01), Khoche et al.
patent: 536026 (1993-04-01), None
patent: 363103984 (1988-05-01), None
Adams R. Dean
Eckenrode Thomas J.
Gregor Steven L.
Zarrineh Kamran
Cadence Design Systems Inc.
De'cady Albert
Dildine R. Stephen
Orrick Herrington & Sutcliffe LLP
LandOfFree
Method and apparatus for testing multi-port memories does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for testing multi-port memories, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for testing multi-port memories will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3096065