Error detection/correction and fault detection/recovery – Data processing system error or fault handling – Reliability and availability
Reexamination Certificate
2000-02-02
2003-11-04
Baderman, Scott (Department: 2184)
Error detection/correction and fault detection/recovery
Data processing system error or fault handling
Reliability and availability
C712S227000
Reexamination Certificate
active
06643800
ABSTRACT:
TECHNICAL FIELD
The technical field is related to mechanisms and methods for testing computer microarchitectures.
BACKGROUND
The preferred method of emulating an instruction set on a microprocessor is to convert each emulated instruction (macroinstructions) into a series of instructions in the native instruction set (microinstructions). These microinstruction sequences are stored in microcode storage. In addition, the microprocessor may provide microinstructions that are only available for use by emulation hardware and not to code running in the native mode.
With traditional techniques for testing the emulated instruction set, test writers prepare sequences of user visible macroinstructions. The emulation hardware translates the macroinstructions into microinstructions that are then executed. In order to test certain microarchitectural features, the test writer must determine sequences of macroinstructions required to produce a desired sequence of microinstructions. The microinstruction sequences may be difficult (or even impossible) to construct with only macroinstructions. Further, a long sequence of macroinstructions may be required in order to produce the desired operands or machine state, leading to excessively long tests.
SUMMARY
An improved method of testing computer microarchitectures has a test writer create a test sequence written directly in microinstructions (both native-mode and emulation-only microinstructions). This user-specified sequence is then inserted into reprogrammable microcode storage, replacing the normal sequence of microinstructions for a given macroinstruction. In order to execute the microinstructions, the test writer can issue the given macroinstruction. The method may be implemented in a simulation model where any set of microinstructions in the reprogrammable microcode storage can be easily replaced. The method may also be applied to an actual microprocessor implementation.
The method has the following advantages over current methods for testing computer microarchitectures: 1) the method allows much more precise control of microarchitectural features such as operands, timing and parallelism that may be very difficult to achieve with macroinstructions; 2) the method allows tests to be written more efficiently; 3) the method shields the test writer from changes in the microcode; and 4) the method allows the test writer to test sequences of events that are not possible in a design, but may be required at later steps in the design process.
REFERENCES:
patent: 4443865 (1984-04-01), Schultz et al.
patent: 4471426 (1984-09-01), McDonough
patent: 4482953 (1984-11-01), Burke
patent: 4641308 (1987-02-01), Sacarisen et al.
patent: 4841434 (1989-06-01), Mathewes et al.
patent: 4876466 (1989-10-01), Kondou et al.
patent: 4887203 (1989-12-01), MacGregor et al.
patent: 5072447 (1991-12-01), Perloff et al.
patent: 5155819 (1992-10-01), Watkins et al.
patent: 5212693 (1993-05-01), Chao et al.
patent: 5226149 (1993-07-01), Yoshida et al.
patent: 5276863 (1994-01-01), Heider
patent: 5398250 (1995-03-01), Nozuyama
patent: 5404560 (1995-04-01), Lee et al.
patent: 5481684 (1996-01-01), Richter et al.
patent: 5511211 (1996-04-01), Akao et al.
patent: 5557558 (1996-09-01), Daito
patent: 5572666 (1996-11-01), Whitman
patent: 5687350 (1997-11-01), Bucher et al.
patent: 5748981 (1998-05-01), Patchen et al.
patent: 5859999 (1999-01-01), Morris et al.
patent: 5860017 (1999-01-01), Sharangpani et al.
patent: 5864660 (1999-01-01), Hamameh et al.
patent: 6088690 (2000-07-01), Gounares et al.
patent: 6199152 (2001-03-01), Kelly et al.
patent: 6223312 (2001-04-01), Nozuyama
patent: 6230290 (2001-05-01), Heidel et al.
patent: 6263429 (2001-07-01), Siska
patent: 6385740 (2002-05-01), Treadway et al.
patent: 6542981 (2003-04-01), Zaidi et al.
patent: 6571359 (2003-05-01), Padwekar et al.
Aylor, J.H.; Cohoon, J.P.; Feldhousen, E.L.; Johnson, B.W. Computer Design: VLSI in Computers and Processors, 1990. ICCD '90. Proceedings, 1990 IEEE International Conference on , 1990 Pages(s): 153-156.*
Wolfe, A., “Patents shed light on Merced's Innards”, Electronic Engineering Times, Feb. 15, 1999.
Brockmann Russell C
Brummel Karl P
Fernando M A Susith Rohana
Knebel Patrick
Safford Kevin David
Baderman Scott
Chu Gabriel
LandOfFree
Method and apparatus for testing microarchitectural features... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for testing microarchitectural features..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for testing microarchitectural features... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3132542