Error detection/correction and fault detection/recovery – Data processing system error or fault handling – Reliability and availability
Reexamination Certificate
2006-12-26
2006-12-26
Chu, Gabriel L. (Department: 2114)
Error detection/correction and fault detection/recovery
Data processing system error or fault handling
Reliability and availability
C714S723000
Reexamination Certificate
active
07155637
ABSTRACT:
The disclosed method and apparatus enables the testing of multiple embedded memory arrays associated with multiple processor cores on a single computer chip. According to one aspect, the disclosed method and apparatus identifies certain rows and columns within each of the embedded memory arrays that need to be disabled and also identifies certain redundant rows and columns in the embedded memory array to be activated. According to another aspect, the disclosed method and apparatus generates a map indicating where each of the memory failures occurs in each embedded memory array. If the testing process determines that the embedded memory array cannot be repaired, then a signal is provided directly to an external testing device indicating that the embedded memory array is non-repairable. Similarly, if the testing process determines that the failures in the embedded memory array can be repaired, then a signal is provided directly to an external testing apparatus indicating that the embedded memory array is repairable. Lastly, if no failures are found in an embedded memory array, then a signal is provided to an external testing apparatus indicating that the embedded memory array contains no failures. Based upon these status signals, the external testing device can determine which set of data (i.e., repair data and/or failure map data) to off-load from each embedded memory array and which sets of data to disregard, thereby reducing the memory test time for a device. Another aspect of the disclosed method and apparatus is a data flow control unit that controls the flow of input and output data to each of the embedded memory arrays. This device broadcasts the test program to each of the embedded memory arrays at the same time thereby enabling the simultaneous testing of multiple embedded memory arrays. Yet another aspect of the disclosed method and apparatus is a shorthand notation for indicating where memory failures occur within an embedded memory array.
REFERENCES:
patent: 4191996 (1980-03-01), Chesley
patent: 5123016 (1992-06-01), Muller et al.
patent: 5748640 (1998-05-01), Jiang et al.
patent: 5961653 (1999-10-01), Kalter et al.
patent: 5991898 (1999-11-01), Rajski et al.
patent: 5995731 (1999-11-01), Crouch et al.
patent: 6072262 (2000-06-01), Kim
patent: 6154855 (2000-11-01), Norman
patent: 6170070 (2001-01-01), Ju et al.
patent: 6201733 (2001-03-01), Hiraki et al.
patent: 6374377 (2002-04-01), Guddat et al.
patent: 6421283 (2002-07-01), Walley et al.
patent: 6560740 (2003-05-01), Zuraski, Jr. et al.
patent: 6603691 (2003-08-01), Yoo et al.
patent: 6907548 (2005-06-01), Abdo
patent: 2003/0037277 (2003-02-01), Tamura
patent: 2003/0204782 (2003-10-01), Schutt et al.
patent: 2003/0204783 (2003-10-01), Kuroda
U.S. Appl. No. 10/136,818 entitled “Processor Based System and Method for Testing Embedded Memory” filed Apr. 30, 2002.
Nathan W. Wright; Central Processing Unit Built-In-Self-Test for Random Access Memory Test and Repair; A Thesis in Electrical Engineering; May 2002.
Ho Van
Jarboe, Jr. James Michael
Schutt Nicholas Henry
Wright Nathan Weyer
Brady III W. James
Chu Gabriel L.
Garner Jacqueline J.
Telecky , Jr. Frederick J.
Texas Instruments Incorporated
LandOfFree
Method and apparatus for testing embedded memory on devices... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for testing embedded memory on devices..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for testing embedded memory on devices... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3655416