Excavating
Patent
1988-09-09
1990-07-31
Atkinson, Charles E.
Excavating
371 221, G01R 3128
Patent
active
049455362
ABSTRACT:
In methods and apparatus for testing a digital system, system terminals used for coupling input signals into the system and output signals out of the system during normal operation of the system are connected in parallel to a single boundary register. The boundary register is operable to pass input signals and output signals transparently through the boundary register while accumulating together the input signals and the output signals. For testing purposes, the digital system and boundary register are run through a predetermined number of clock cycles while passing known input signals through the boundary register into the system. The known input signals and output signals provided by the digital system are concurrently accumulated within the boundary register to generate a test result pattern. In an alternative method and apparatus the boundary register is operable to generate input signals and to pass said input signals from the boundary register to selected system terminals while receiving output signals from selected system terminals and accumulating together the input signals and the output signals. The methods and apparatus are particularly useful for testing digital integrated circuits and systems comprising digital integrated circuits in their normal operating configuration and at their normal operating clock rates.
REFERENCES:
patent: 3761695 (1973-09-01), Eichelberger
patent: 3783254 (1974-01-01), Eichelberger
patent: 4293919 (1981-10-01), Dasgupta et al.
patent: 4357703 (1982-11-01), Van Brunt
patent: 4513418 (1985-04-01), Bardell, Jr. et al.
patent: 4553090 (1985-11-01), Hatano et al.
patent: 4698588 (1987-10-01), Hwang et al.
patent: 4710933 (1987-12-01), Powell et al.
patent: 4745355 (1988-05-01), Eichelberger et al.
patent: 4799004 (1989-01-01), Mori
patent: 4801870 (1989-01-01), Eichelberger et al.
A Standard Boundary Scan Architecture, Version 1.0, Technical Subcommittee of the Joint Test Action Group (JTAG), Jun. 1987.
Konemann et al, IEEE Journal of Solid State Circuits, vol. SC-15, No. 3, pp. 315-319, Jun. 1980.
Krasniewski et al, 24th ACM/IEEE Design Automation Conference, Paper 24.4, pp. 407-415, Jun. 1987.
Stroud, 25th ACM/IEEE Design Automation Conference, Paper 3.1, pp. 3-8, Jun. 1988.
Atkinson Charles E.
Junkin C. W.
Northern Telecom Limited
LandOfFree
Method and apparatus for testing digital systems does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for testing digital systems, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for testing digital systems will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1403049